

# SN54ALVTH16500, SN74ALVTH16500 2.5-V/3.3-V 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCES069A – JUNE 1996 – REVISED JULY 1996

- Members of the Texas Instruments *Widebus™* Family
- High-Impedance State During Power Up and Power Down
- 5-V I/O Compatible
- High-Drive Outputs (–32 mA/64 mA)
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- Auto 3-State Eliminates Bus Current Loading When Voltage at the Output Exceeds  $V_{CC}$
- Bus-Hold Data Inputs Eliminate the Need for External Pullup/Pulldown Resistors
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV) Packages, and 380-mil Fine-Pitch Ceramic Flat (WD) Package

## description

The 'ALVTH16500 are 18-bit universal bus transceivers designed for 2.5-V or 3.3-V  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

Data flow in each direction is controlled by output-enable ( $\overline{OEAB}$  and  $\overline{OEBA}$ ), latch-enable ( $\overline{LEAB}$  and  $\overline{LEBA}$ ), and clock ( $\overline{CLKAB}$  and  $\overline{CLKBA}$ ) inputs. For A-to-B data flow, the device operates in the transparent mode when  $\overline{LEAB}$  is high. When  $\overline{LEAB}$  is low, the A data is latched if  $\overline{CLKAB}$  is held at a high or low logic level. If  $\overline{LEAB}$  is low, the A-bus data is stored in the latch/flip-flop on the high-to-low transition of  $\overline{CLKAB}$ . Output-enable  $\overline{OEAB}$  is active high. When  $\overline{OEAB}$  is high, the B-port outputs are active. When  $\overline{OEAB}$  is low, the B-port outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses  $\overline{OEBA}$ ,  $\overline{LEBA}$ , and  $\overline{CLKBA}$ . The output enables are complementary ( $\overline{OEAB}$  is active high and  $\overline{OEBA}$  is active low).

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When  $V_{CC}$  is between 0 and 1.2 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.2 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor and OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

SN54ALVTH16500 . . . WD PACKAGE  
SN74ALVTH16500 . . . DGG, DGV, OR DL PACKAGE  
(TOP VIEW)

OEAB	1	56	GND
LEAB	2	55	CLKAB
A1	3	54	B1
GND	4	53	GND
A2	5	52	B2
A3	6	51	B3
V <sub>CC</sub>	7	50	V <sub>CC</sub>
A4	8	49	B4
A5	9	48	B5
A6	10	47	B6
GND	11	46	GND
A7	12	45	B7
A8	13	44	B8
A9	14	43	B9
A10	15	42	B10
A11	16	41	B11
A12	17	40	B12
GND	18	39	GND
A13	19	38	B13
A14	20	37	B14
A15	21	36	B15
V <sub>CC</sub>	22	35	V <sub>CC</sub>
A16	23	34	B16
A17	24	33	B17
GND	25	32	GND
A18	26	31	B18
$\overline{OEBA}$	27	30	CLKBA
LEBA	28	29	GND

PRODUCT PREVIEW



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

**SN54ALVTH16500, SN74ALVTH16500**  
**2.5-V/3.3-V 18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCES069A – JUNE 1996 – REVISED JULY 1996

**description (continued)**

The SN74ALVTH16500 is available in TI's thin very small-outline package (DGV), which provides the same I/O pin count and functionality of standard Widebus packages in less than half the printed circuit board area.

The SN54ALVTH16500 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ALVTH16500 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE†				
INPUTS				OUTPUT
OEAB	LEAB	CLKAB	A	B
L	X	X	X	Z
H	H	X	L	L
H	H	X	H	H
H	L	↓	L	L
H	L	↓	H	H
H	L	H	X	B <sub>0</sub> ‡
H	L	L	X	B <sub>0</sub> §

† A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.


‡ Output level before the indicated steady-state input conditions were established

§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low

# SN54ALVTH16500, SN74ALVTH16500 2.5-V/3.3-V 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCES069A – JUNE 1996 – REVISED JULY 1996

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$	–0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1)	–0.5 V to 7 V
Output current in the low state, $I_O$ : SN54ALVTH16500	96 mA
SN74ALVTH16500	128 mA
Output current in the high state, $I_O$ : SN54ALVTH16500	–48 mA
SN74ALVTH16500	–64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	–50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DGG package	1 W
DGV package	1 W
DL package	1.4 W
Storage temperature range, $T_{stg}$	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.



# SN54ALVTH16500, SN74ALVTH16500

## 2.5-V/3.3-V 18-BIT UNIVERSAL BUS TRANSCEIVERS

### WITH 3-STATE OUTPUTS

SCES069A – JUNE 1996 – REVISED JULY 1996

recommended operating conditions,  $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$  (see Note 3)

		SN54ALVTH16500		SN74ALVTH16500		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	2.3	2.7	2.3	2.7	V
$V_{IH}$	High-level input voltage	1.7		1.7		V
$V_{IL}$	Low-level input voltage		0.7		0.7	V
$V_I$	Input voltage	0	5.5	0	5.5	V
$I_{OH}$	High-level output current		–6		–8	mA
$I_{OL}$	Low-level output current		6		8	mA
	Low-level output current; current duty cycle $\leq 50\%$ ; $f \geq 1\text{ KHz}$		18		24	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled			10	ns/V
$T_A$	Operating free-air temperature	–55	125	–40	85	°C

NOTE 3: Unused control inputs must be held high or low to prevent them from floating.

recommended operating conditions,  $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$  (see Note 3)

		SN54ALVTH16500		SN74ALVTH16500		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	3	3.6	3	3.6	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	5.5	0	5.5	V
$I_{OH}$	High-level output current		–24		–32	mA
$I_{OL}$	Low-level output current		24		32	mA
	Low-level output current; current duty cycle $\leq 50\%$ ; $f \geq 1\text{ KHz}$		48		64	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled			10	ns/V
$T_A$	Operating free-air temperature	–55	125	–40	85	°C

NOTE 3: Unused control inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ALVTH16500, SN74ALVTH16500**  
**2.5-V/3.3-V 18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCES069A – JUNE 1996 – REVISED JULY 1996

**electrical characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$  (unless otherwise noted) (see Figure 1)**

PARAMETER	TEST CONDITIONS		SN54ALVTH16500			SN74ALVTH16500			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
$V_{IK}$	$V_{CC} = 2.3\text{ V}$ , $I_I = -18\text{ mA}$				-1.2			-1.2	V
$V_{OH}$	$V_{CC} = 2.3\text{ V to } 2.7\text{ V}$ , $I_{OH} = -100\text{ }\mu\text{A}$		$V_{CC}-0.2$			$V_{CC}-0.2$			V
	$V_{CC} = 2.3\text{ V}$	$I_{OH} = -6\text{ mA}$	1.7						
		$I_{OH} = -8\text{ mA}$				1.7			
$V_{OL}$	$V_{CC} = 2.3\text{ V to } 2.7\text{ V}$ , $I_{OL} = 100\text{ }\mu\text{A}$				0.2			0.2	V
	$V_{CC} = 2.3\text{ V}$	$I_{OL} = 6\text{ mA}$			0.5				
		$I_{OL} = 8\text{ mA}$						0.5	
		$I_{OL} = 18\text{ mA}$			0.5				
		$I_{OL} = 24\text{ mA}$						0.5	
$I_I$	$V_{CC} = 2.7\text{ V}$ , $V_I = \text{GND}$	Control inputs			$\pm 1$			$\pm 1$	$\mu\text{A}$
	$V_{CC} = 0\text{ or } 2.7\text{ V}$ , $V_I = 2.7\text{ V}$				10			10	
	$V_{CC} = 2.7\text{ V}$	$V_I = V_{CC}$ $V_I = 0$	A or B ports		10			10	
					-5			-5	
$I_{off}$	$V_{CC} = 0$ , $V_I\text{ or } V_O = 0\text{ to } 4.5\text{ V}$				$\pm 100$			$\pm 100$	$\mu\text{A}$
$I_{I(\text{hold})}$	$V_{CC} = 2.3\text{ V}$	$V_I = 0.7\text{ V}$	A or B ports		90			90	$\mu\text{A}$
		$V_I = 1.7\text{ V}$			75			75	
	$V_{CC} = 2.7\text{ V}^\ddagger$ , $V_I = 0\text{ to } 2.7\text{ V}$								
$I_{EX}^\S$	$V_{CC} = 2.3\text{ V}$ , $V_O = 3.6\text{ V}$								$\mu\text{A}$
$I_{OZ(\text{PU/PD})}^\P$	$V_{CC} \leq 1.2\text{ V}$ , $V_I = \text{GND or } V_{CC}$ , $V_O = 0.5\text{ V to } V_{CC}$ , $\overline{OE}/OE = \text{don't care}$				$\pm 100$			$\pm 100$	$\mu\text{A}$
$I_{CC}$	$V_{CC} = 2.7\text{ V}$ , $I_O = 0$ , $V_I = V_{CC}\text{ or GND}$	Outputs high		0.04	0.09		0.04	0.09	mA
		Outputs low		2.3	4.5		2.3	4.5	
		Outputs disabled		0.04	0.09		0.04	0.09	
$C_i$	$V_{CC} = 2.5\text{ V}$ , $V_I = 2.5\text{ V or } 0$				3			3	pF
$C_{io}$	$V_{CC} = 2.5\text{ V}$ , $V_O = 2.5\text{ V or } 0$				9			9	pF

† All typical values are at  $V_{CC} = 2.5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ Current into an output in the high state when  $V_O > V_{CC}$

¶ High-impedance state during power up/high-impedance state during power down

PRODUCT PREVIEW

# SN54ALVTH16500, SN74ALVTH16500

## 2.5-V/3.3-V 18-BIT UNIVERSAL BUS TRANSCEIVERS

### WITH 3-STATE OUTPUTS

SCES069A – JUNE 1996 – REVISED JULY 1996

electrical characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (unless otherwise noted) (see Figure 2)

PARAMETER	TEST CONDITIONS		SN54ALVTH16500			SN74ALVTH16500			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
$V_{IK}$	$V_{CC} = 3 \text{ V}$ , $I_I = -18 \text{ mA}$				-1.2			-1.2	V
$V_{OH}$	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$ , $I_{OH} = -100 \mu\text{A}$		$V_{CC}-0.2$			$V_{CC}-0.2$			V
	$V_{CC} = 3 \text{ V}$	$I_{OH} = -24 \text{ mA}$	2						
		$I_{OH} = -32 \text{ mA}$				2			
$V_{OL}$	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$ , $I_{OL} = 100 \mu\text{A}$				0.2			0.2	V
	$V_{CC} = 3 \text{ V}$	$I_{OL} = 16 \text{ mA}$						0.4	
		$I_{OL} = 24 \text{ mA}$			0.5				
		$I_{OL} = 32 \text{ mA}$						0.5	
		$I_{OL} = 48 \text{ mA}$			0.55				
		$I_{OL} = 64 \text{ mA}$						0.55	
$I_I$	$V_{CC} = 3.6 \text{ V}$ , $V_I = V_{CC} \text{ or GND}$	Control inputs			$\pm 1$			$\pm 1$	$\mu\text{A}$
	$V_{CC} = 0 \text{ or } 3.6 \text{ V}$ , $V_I = 5.5 \text{ V}$				10			10	
	$V_{CC} = 3.6 \text{ V}$	$V_I = 5.5 \text{ V}$			20			20	
		$V_I = V_{CC}$			10			10	
		$V_I = 0$			-5			-5	
$I_{off}$	$V_{CC} = 0$ , $V_I \text{ or } V_O = 0 \text{ to } 4.5 \text{ V}$				$\pm 100$			$\pm 100$	$\mu\text{A}$
$I_{I(hold)}$	$V_{CC} = 3 \text{ V}$	$V_I = 0.8 \text{ V}$	A or B ports		75			75	$\mu\text{A}$
		$V_I = 2 \text{ V}$			-75			-75	
	$V_{CC} = 3.6 \text{ V}^\ddagger$ , $V_I = 0 \text{ to } 3.6 \text{ V}$				$\pm 500$			$\pm 500$	
$I_{EX}^\S$	$V_{CC} = 3 \text{ V}$ , $V_O = 5.5 \text{ V}$				125			125	$\mu\text{A}$
$I_{OZ(PU/PD)}^\P$	$V_{CC} \leq 1.2 \text{ V}$ , $V_I = \text{GND or } V_{CC}$ , $V_O = 0.5 \text{ V to } V_{CC}$ , $\overline{OE}/OE = \text{don't care}$				$\pm 100$			$\pm 100$	$\mu\text{A}$
$I_{CC}$	$V_{CC} = 3.6 \text{ V}$ , $I_O = 0$ , $V_I = V_{CC} \text{ or GND}$	Outputs high		0.07	0.09		0.07	0.09	mA
		Outputs low		3.2	5		3.2	5	
		Outputs disabled		0.07	0.09		0.07	0.09	
$\Delta I_{CC}^\#$	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$ , One input at $V_{CC} - 0.6 \text{ V}$ , Other inputs at $V_{CC} \text{ or GND}$				0.2			0.2	mA
$C_i$	$V_{CC} = 3.3 \text{ V}$ , $V_I = 3.3 \text{ V or } 0$				3			3	pF
$C_{io}$	$V_{CC} = 3.3 \text{ V}$ , $V_O = 3.3 \text{ V or } 0$				9			9	pF

† All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ Current into an output in the high state when  $V_O > V_{CC}$

¶ High-impedance state during power up/high-impedance state during power down

# This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ALVTH16500, SN74ALVTH16500**  
**2.5-V/3.3-V 18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCES069A – JUNE 1996 – REVISED JULY 1996

**timing requirements over recommended operating free-air temperature range,  $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$  (unless otherwise noted) (see Figure 1)**

			SN54ALVTH16500		SN74ALVTH16500		UNIT
			MIN	MAX	MIN	MAX	
$f_{\text{clock}}$	Clock frequency		0	150	0	150	MHz
$t_w$	Pulse duration	LE high	1.5		1.5		ns
		$\overline{\text{CLK}}$ high or low	1.5		1.5		
$t_{\text{su}}$	Setup time	A or B before $\overline{\text{CLKAB}}\downarrow$ , Data high	2.3		2.3		ns
		A or B before $\overline{\text{CLKBA}}\downarrow$ , Data low	3.4		3.4		
		A or B before $\text{LE}\downarrow$ , $\overline{\text{CLK}}$ high	-0.4		-0.4		
		A or B before $\text{LE}\downarrow$ , $\overline{\text{CLK}}$ low	0.9		0.9		
$t_h$	Hold time	A or B after $\overline{\text{CLK}}\downarrow$ , Data high	0		0		ns
		A or B after $\overline{\text{CLK}}\downarrow$ , Data low	-0.7		-0.7		
		A or B after $\text{LE}\downarrow$ , $\overline{\text{CLK}}$ high	2		2		
		A or B after $\text{LE}\downarrow$ , $\overline{\text{CLK}}$ low	0.3		0.3		

**timing requirements over recommended operating free-air temperature range,  $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$  (unless otherwise noted) (see Figure 2)**

			SN54ALVTH16500		SN74ALVTH16500		UNIT
			MIN	MAX	MIN	MAX	
$f_{\text{clock}}$	Clock frequency		0	150	0	150	MHz
$t_w$	Pulse duration	LE high	1.5		1.5		ns
		$\overline{\text{CLK}}$ high or low	1.5		1.5		
$t_{\text{su}}$	Setup time	A or B before $\overline{\text{CLKAB}}\downarrow$ , Data high	1.9		1.9		ns
		A or B before $\overline{\text{CLKBA}}\downarrow$ , Data low	2.5		2.5		
		A or B before $\text{LE}\downarrow$ , $\overline{\text{CLK}}$ high	0		0		
		A or B before $\text{LE}\downarrow$ , $\overline{\text{CLK}}$ low	0.3		0.3		
$t_h$	Hold time	A or B after $\overline{\text{CLK}}\downarrow$ , Data high	0		0		ns
		A or B after $\overline{\text{CLK}}\downarrow$ , Data low	0		0		
		A or B after $\text{LE}\downarrow$ , $\overline{\text{CLK}}$ high	1.8		1.8		
		A or B after $\text{LE}\downarrow$ , $\overline{\text{CLK}}$ low	1.2		1.2		

**PRODUCT PREVIEW**



# SN54ALVTH16500, SN74ALVTH16500

## 2.5-V/3.3-V 18-BIT UNIVERSAL BUS TRANSCEIVERS

### WITH 3-STATE OUTPUTS

SCES069A – JUNE 1996 – REVISED JULY 1996

switching characteristics over recommended operating free-air temperature range,  $C_L = 50$  pF,  $V_{CC} = 2.5$  V  $\pm$  0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54ALVTH16500		SN74ALVTH16500			UNIT
			MIN	MAX	MIN	TYP†	MAX	
$f_{max}$			150		150			MHz
$t_{pd}$	B or A	A or B	1	5	1	2.5	4.5	ns
	LEBA or LEAB	A or B	2	7.2	2	3.8	6.5	
	$\overline{CLKBA}$ or $\overline{CLKAB}$	A or B	2	7.7	2	3.2	7	
$t_{en}$	$\overline{OEBA}$ or OEAB	A or B	2.5	7.7	2.5	4.8	6.9	ns
$t_{dis}$	$\overline{OEBA}$ or OEAB	A or B	3	7.7	3	4.1	6.9	ns

† All typical values are at  $V_{CC} = 2.5$  V,  $T_A = 25^\circ\text{C}$ .

switching characteristics over recommended operating free-air temperature range,  $C_L = 50$  pF,  $V_{CC} = 3.3$  V  $\pm$  0.3 V (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54ALVTH16500		SN74ALVTH16500			UNIT
			MIN	MAX	MIN	TYP‡	MAX	
$f_{max}$			150		150			MHz
$t_{pd}$	B or A	A or B	1	3.4	1	2	3.1	ns
	LEBA or LEAB	A or B	1.5	6	1.5	3.2	5.4	
	$\overline{CLKBA}$ or $\overline{CLKAB}$	A or B	1.5	4.8	1.5	2.6	4.3	
$t_{en}$	$\overline{OEBA}$ or OEAB	A or B	1.5	6.2	1.5	3.5	5.6	ns
$t_{dis}$	$\overline{OEBA}$ or OEAB	A or B	2	5.5	2	3.2	4.9	ns

‡ All typical values are at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$ .

PRODUCT PREVIEW




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ALVTH16500, SN74ALVTH16500 2.5-V/3.3-V 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCES069A – JUNE 1996 – REVISED JULY 1996





## PARAMETER MEASUREMENT INFORMATION

$$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$$



LOAD CIRCUIT

TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	2 $\times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND



- NOTES:
- $C_L$  includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .
  - The outputs are measured one at a time with one transition per measurement.
  - $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW

# SN54ALVTH16500, SN74ALVTH16500


## 2.5-V/3.3-V 18-BIT UNIVERSAL BUS TRANSCEIVERS

### WITH 3-STATE OUTPUTS

SCES069A – JUNE 1996 – REVISED JULY 1996


#### PARAMETER MEASUREMENT INFORMATION

$$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$$




LOAD CIRCUIT


TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- $C_L$  includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .
  - The outputs are measured one at a time with one transition per measurement.
  - $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 2. Load Circuit and Voltage Waveforms

## **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.