SCES068A – JUNE 1996 – REVISED JULY 1996

•	Members of the Texas Instruments <i>Widebus</i> ™ Family	SN54ALVTH16374 WD PACKAGE SN74ALVTH16374 DGG, DGV, OR DL PACKAGE (TOP VIEW)
•	High-Impedance State During Power Up and Power Down	
٠	5-V I/O Compatible	
•	High-Drive Capability (–32 mA/64 mA)	1Q2 [] 3 46]] 1D2
•	Typical V _{OLP} (Output Ground Bounce)	GND 4 45 GND
	< 0.8 V at V _{CC} = 3.3 V, T _A = 25°C	
•	Auto 3-State Eliminates Bus Current	
	Loading When Voltage at the Output Exceeds V _{CC}	V _{CC} [7 42] V _{CC} 1Q5 [8 41] 1D5
•		1Q6 🛛 9 40 🕽 1D6
•	Bus-Hold Data Inputs Eliminate the Need for External Pullup/Pulldown Resistors	
•	Power Off Disables Inputs/Outputs,	
•	Permitting Live Insertion	1Q8 [] 12 37 [] 1D8
•	-	2Q1 0 13 36 2D1
•	Package Options Include Plastic 300-mil	2Q2 4 14 35 2D2
	Shrink Small-Outline (DL), Thin Shrink	
	Small-Outline (DGG), Thin Very	2Q3 16 33 2D3
	Small-Outline (DGV) Packages, and 380-mil	2Q4 🛛 17 32 🛛 2D4
	Fine-Pitch Ceramic Flat (WD) Package	V _{CC} [] 18 31 [] V _{CC}
	vintion	2Q5 [] 19 30 [] 2D5
uesc	ription	2Q6] 20 29] 2D6
	The 'ALVTH16374 are 16-bit edge-triggered	GND 21 28 GND
	D-type flip-flops with 3-state outputs designed	2Q7 🛛 22 27 🗋 2D7
	for $25 V$ or $33 V$ Vec operation but with	2Q8 🛛 23 26 🗍 2D8

D-type flip-flops with 3-state outputs designed for 2.5-V or 3.3-V V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

These devices can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK), the flip-flops store the logic levels set up at the data (D) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.2 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.2 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



1

25 22 20 LK

SCES068A - JUNE 1996 - REVISED JULY 1996

description (continued)


The SN74ALVTH16374 is available in TI's thin very small-outline package (DGV), which provides the same I/O pin count and functionality of standard Widebus packages in less than half the printed circuit board area.

The SN54ALVTH16374 is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74ALVTH16374 is characterized for operation from -40° C to 85°C.

FUNCTION TABLE
(each 8-bit section)

	INPUTS		OUTPUT
OE	CLK	D	Q
L	\uparrow	Н	Н
L	\uparrow	L	L
L	H or L	Х	Q ₀
н	х	Х	Z

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} 0.5 V to 4.6 V Input voltage range, V _I (see Note 1)0.5 V to 7 V	
Voltage range applied to any output in the high state or power-off state, V_{O} (see Note 1)0.5 V to 7 V	
Output current in the low state, I _O : SN54ALVTH16374	
SN74ALVTH16374	
Output current in the high state, I _O : SN54ALVTH16374	C
SN74ALVTH16374	
Input clamp current, I _{IK} (V _I < 0)	- b
Output clamp current, I_{OK} ($V_O < 0$)	C
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DGG package	
DGV package	
DL package	
Storage temperature range, T _{stg} –65°C to 150°C	S

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

 The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book.



SCES068A - JUNE 1996 - REVISED JULY 1996

recommended operating conditions, V_{CC} = 2.5 V \pm 0.2 V (see Note 3)

			SN54ALV1	H16374	SN74ALV1	H16374	UNIT	
			MIN	MAX	MIN	MAX	UNIT	
V _{CC}	Supply voltage		2.3	2.7	2.3	2.7	V	
VIH	High-level input voltage		1.7		1.7		V	
VIL	Low-level input voltage			0.7		0.7	V	
VI	Input voltage		0	5.5	0	5.5	V	
IOH	High-level output current			-6		-8	mA	
	Low-level output current			6		8	~ ^	
^I OL	Low-level output current; current duty cycle \leq 50%; f \geq	1 KHz		18		24	mA	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V	
Τ _Α	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 3: Unused control inputs must be held high or low to prevent them from floating.

recommended operating conditions, V_CC = 3.3 V \pm 0.3 V (see Note 3)

			SN54ALV1	FH16374	SN74ALV1	ГН16374	UNIT	
			MIN	MAX	MIN	MAX	UNIT	
Vcc	Supply voltage		3	3.6	3	3.6	V	
VIH	High-level input voltage		2		2		V	
VIL	Low-level input voltage			0.8		0.8	V	
VI	Input voltage		0	5.5	0	5.5	V	
ЮН	High-level output current			-24		-32	mA	
1	Low-level output current			24		32	mA	
IOL	Low-level output current; current duty cycle \leq 50%; f \geq	1 KHz		48		64	mA	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V	
TA	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 3: Unused control inputs must be held high or low to prevent them from floating.



SCES068A - JUNE 1996 - REVISED JULY 1996

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

DADAMETER	TEST CONDITIONS		SN54A	LVTH16	374	SN74A	LVTH163	374			
PARAMETER	IES	CONDITIONS		MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT	
VIK	V _{CC} = 2.3 V,	lj = -18 mA				-1.2			-1.2	V	
	V_{CC} = 2.3 V to 2.7 V,	I _{OH} = -100 μA		V _{CC} -0.2			V _{CC} -0.2				
VOH	V _{CC} = 2.3 V	I _{OH} = - 6 mA		1.7						V	
	VCC = 2.5 V	$I_{OH} = -8 \text{ mA}$					1.7				
	$V_{\mbox{CC}}$ = 2.3 V to 2.7 V,	l _{OL} = 100 μA				0.2			0.2		
		I _{OL} = 6 mA				0.5					
VOL	V _{CC} = 2.3 V	I _{OL} = 8 mA							0.5	V	
	VCC = 2.5 V	I _{OL} = 18 mA				0.5					
		I _{OL} = 24 mA	-						0.5		
	V _{CC} = 2.7 V,	V _I = GND	Control inputs			±1			±1		
łı	$V_{CC} = 0 \text{ or } 2.7 \text{ V},$	VI = 2.7 V	Control inputs			10			10	μA	
"	V _{CC} = 2.7 V	$V_I = V_{CC}$	Data inputs			10			10	por c	
	VCC = 2.7 V	V _I = 0	Data inputs			-5					
l _{off}	V _{CC} = 0,	V_{I} or $V_{O} = 0$ to	4.5 V			±100			±100	μA	
	V _{CC} = 2.3 V	VI = 0.7 V			90			90		μΑ	
l _{l(hold)}		VI = 1.7 V	Data inputs		75			75			
	V _{CC} = 2.7 V [‡] ,	$V_I = 0$ to 2.7 V									
Ι _{ΕΧ} §	V _{CC} = 2.3 V,	V _O = 3.6 V								μA	
I _{OZ(PU/PD)} ¶		$\frac{V_0}{OE} = 0.5 V \text{ to } V$				±100			±100	μA	
IOZH	$V_{CC} = 2.7 \text{ V}, V_{O} = 2.7 \text{ V}$	7 V, V _I = 0.7 V or	1.7 V			5			5	μA	
I _{OZL}	$V_{CC} = 2.7 \text{ V}, V_{O} = 0 \text{ V}$	/, V _I = 0.7 V or 1.	7 V			-5			-5	μA	
			Outputs high		0.04	0.09		0.04	0.09		
ICC	V _{CC} = 2.7 V, I _O	0 = 0,	Outputs low		2.3	4.5		2.3	4.5	mA	
	$V_I = V_{CC}$ or GND		Outputs disabled		0.04	0.09		0.04	0.09		
Ci	V _{CC} = 2.5 V,	V _I = 2.5 V or 0			3			3		pF	
Co	V _{CC} = 2.5 V,	V _O = 2.5 V or 0)		9			9		pF	

[†] All typical values are at $V_{CC} = 2.5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] This is the bus-hold maximum dynamic current required to switch the input from one state to another.

Current into an output in the high state when V_O > V_{CC}

¶ High-impedance state during power up/high-impedance state during power down



SCES068A - JUNE 1996 - REVISED JULY 1996

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 2)

	TEO			SN54A	LVTH16	374	SN74A	LVTH163	374	
PARAMETER	IES	T CONDITIONS		MIN	TYP†	MAX	MIN	TYP†	MAX	UNII
VIK	V _{CC} = 3 V,	lj = -18 mA				MAX MIN TYP1 MAX -1.2 -1.2 -1.2 $V_{CC}-0.2$ 2 0.2 0.2 0.2 0.4 0.5 0.5 0.55 0.55 ± 1 ± 1 10 100 20 200 10 100 20 200 10 100 20 200 10 100 20 200 10 100 -75 -55 ± 100 ± 100 125 125 ± 100 ± 100 5 -55 -5 -55 -5 -55 25 3.2	-1.2	2 V		
	$V_{CC} = 3 V \text{ to } 3.6 V,$	I _{OH} = -100 μA		V _{CC} -0.2			V _{CC} -0.2			
Vон		I _{OH} = - 24 mA		2						V
	VCC = 3 V	I _{OH} = - 32 mA					2			
	V _{CC} = 3 V to 3.6 V,	l _{OL} = 100 μA				0.2			0.2	
		I _{OL} = 16 mA	I _{OL} = 16 mA						0.4	
\/		I _{OL} = 24 mA				0.5				V
VOL	$V_{CC} = 3 V$	I _{OL} = 32 mA							0.5	ν ν μΑ μΑ μΑ μΑ μΑ μΑ μΑ μΑ μΑ μΑ
		I _{OL} = 48 mA				0.55				
		I _{OL} = 64 mA							0.55	
	$V_{CC} = 3.6 \text{ V}, V_{I} = V_{CC}$	V _{CC} or GND	Controlinguite			±1			±1	
	V _{CC} = 0 or 3.6 V,	Vj = 5.5 V	Control inputs			10			10	
lj		VI = 5.5 V				20			20	μΑ
	V _{CC} = 3.6 V	VI = VCC	Data inputs			10			10	
		V I = 0				-5			-5	
loff	V _{CC} = 0,	V_{I} or $V_{O} = 0$ to	4.5 V			±100			±100	μA
	V = = = 2 V	VI = 0.8 V		75			75			
ll(hold)	V _{CC} = 3 V	V _I = 2 V	Data inputs	-75			-75			
· · ·	V _{CC} = 3.6 V [‡] ,	$V_{I} = 0$ to 3.6 V				±500			±500	
ΙΕΧ	V _{CC} = 3 V,	V _O = 5.5 V				125			125	μA
IOZ(PU/PD) [¶]	$V_{CC} \le 1.2 \text{ V},$ V _I = GND or V _{CC} ,	$\frac{V_O}{OE} = 0.5 V \text{ to } V$				±100			±100	μA
IOZH	V _{CC} = 3.6 V, V _O = 3	V, VI = 0.8 V or 2	V			5			5	μA
IOZL	V _{CC} = 3.6 V, V _O = 0.	5 V, VI = 0.8 V or	2 V			-5			-5	μΑ
			Outputs high		0.07	0.09		0.07	0.09	
laa		I _O = 0,	Outputs low		3.2	5		3.2	5	m۸
ICC	$V_{I} = V_{CC}$ or GND		Outputs disabled		0.07	0.09		0.07	0.09	111/1
$\Delta I_{CC}^{\#}$	$V_{CC} = 3 V$ to 3.6 V, C Other inputs at V_{CC} of		–0.6 V,			0.2			0.2	mA
Ci	V _{CC} = 3.3 V,	V _I = 3 V or 0			3			3		pF
Co	V _{CC} = 3.3 V,	V _O = 3 V or 0			9			9		pF

[†] All typical values are at V_{CC} = 3.3 V, $T_A = 25^{\circ}C$.

[‡] This is the bus-hold maximum dynamic current required to switch the input from one state to another.

S Current into an output in the high state when $V_O > V_{CC}$

 \P High-impedance state during power up/high-impedance state during power down

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCES068A - JUNE 1996 - REVISED JULY 1996

timing requirements over recommended operating free-air temperature range, V $_{CC}$ = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

			SN54ALVT	ALVTH16374 SN74ALVTH16374			UNIT
			MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency		0	150	0	150	MHz
tw	Pulse duration, CLK high or low		1.5		1.5		ns
t _{su}	Setup time, data before CLK^\uparrow	High or low	1.5		1.5		ns
t _h	Hold time, data after $CLK{\uparrow}$	High or low	0		0		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 2)

			SN54ALVT	H16374	SN74ALVT		
			MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency		0	250	0	250	MHz
tw	Pulse duration, CLK high or low		1.5		1.5		ns
t _{su}	Setup time, data before $CLK\uparrow$	High or low	1.7		1.7		ns
t _h	Hold time, data after CLK^\uparrow	High or low	0		0		ns

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	SN54ALVTH16374		SN74ALVTH16374			UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	TYP†	MAX	UNIT
f _{max}			150		150			MHz
^t pd	CLK	Q	1.8	6	1.8	2.8	5.4	ns
t _{en}	OE	Q	2	6.5	2	3.4	5.9	ns
^t dis	OE	Q	2	6.2	2	3.5	5.6	ns

[†] All typical values are at V_{CC} = 2.5 V, T_A = 25° C.


switching characteristics over recommended operating free-air temperature range, C_L = 50 pF, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	то	SN54ALVT	H16374	SN74ALVTH16374			UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	typ‡	MAX	UNIT
fmax			250		250			MHz
^t pd	CLK	Q	1.5	4	1.5	2.3	3.6	ns
^t en	OE	Q	1.5	4.7	1.5	2.6	4.3	ns
^t dis	OE	Q	1.5	4.7	1.5	2.7	4.2	ns

[‡] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



SCES068A – JUNE 1996 – REVISED JULY 1996



NOTES: A. CL includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms






SCES068A - JUNE 1996 - REVISED JULY 1996



PRODUCT PREVIEW

NOTES: A. C₁ includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2.5 ns, t_f ≤ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. tp₇ and tp₇ are the same as t_{en} .
- G. tpLH and tpHL are the same as tpd.





IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated