

# SN54ALVTH16374, SN74ALVTH16374 2.5-V/3.3-V 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCES068A – JUNE 1996 – REVISED JULY 1996

- Members of the Texas Instruments **Widebus™** Family
- High-Impedance State During Power Up and Power Down
- 5-V I/O Compatible
- High-Drive Capability (–32 mA/64 mA)
- Typical  $V_{OLP}$  (Output Ground Bounce)  $< 0.8$  V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- Auto 3-State Eliminates Bus Current Loading When Voltage at the Output Exceeds  $V_{CC}$
- Bus-Hold Data Inputs Eliminate the Need for External Pullup/Pulldown Resistors
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV) Packages, and 380-mil Fine-Pitch Ceramic Flat (WD) Package

## description

The 'ALVTH16374 are 16-bit edge-triggered D-type flip-flops with 3-state outputs designed for 2.5-V or 3.3-V  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

These devices can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK), the flip-flops store the logic levels set up at the data (D) inputs.


A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

$\overline{OE}$  does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When  $V_{CC}$  is between 0 and 1.2 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.2 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

SN54ALVTH16374 . . . WD PACKAGE  
SN74ALVTH16374 . . . DGG, DGV, OR DL PACKAGE  
(TOP VIEW)



PRODUCT PREVIEW



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

SN54ALVTH16374, SN74ALVTH16374  
 2.5-V/3.3-V 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS  
 WITH 3-STATE OUTPUTS

SCES068A – JUNE 1996 – REVISED JULY 1996

description (continued)



The SN74ALVTH16374 is available in TI's thin very small-outline package (DGV), which provides the same I/O pin count and functionality of standard Widebus packages in less than half the printed circuit board area.

The SN54ALVTH16374 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ALVTH16374 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE  
 (each 8-bit section)

INPUTS			OUTPUT Q
$\overline{OE}$	CLK	D	
L	↑	H	H
L	↑	L	L
L	H or L	X	$Q_0$
H	X	X	Z

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$	–0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1)	–0.5 V to 7 V
Output current in the low state, $I_O$ : SN54ALVTH16374	96 mA
SN74ALVTH16374	128 mA
Output current in the high state, $I_O$ : SN54ALVTH16374	–48 mA
SN74ALVTH16374	–64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	–50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DGG package	0.85 W
DGV package	0.87 W
DL package	1.2 W
Storage temperature range, $T_{stg}$	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

**SN54ALVTH16374, SN74ALVTH16374**  
**2.5-V/3.3-V 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

SCES068A – JUNE 1996 – REVISED JULY 1996

**recommended operating conditions,  $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$  (see Note 3)**

			SN54ALVTH16374		SN74ALVTH16374		UNIT
			MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage		2.3	2.7	2.3	2.7	V
$V_{IH}$	High-level input voltage		1.7		1.7		V
$V_{IL}$	Low-level input voltage			0.7		0.7	V
$V_I$	Input voltage		0	5.5	0	5.5	V
$I_{OH}$	High-level output current			–6		–8	mA
$I_{OL}$	Low-level output current			6		8	mA
	Low-level output current; current duty cycle $\leq 50\%$ ; $f \geq 1\text{ KHz}$			18		24	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
$T_A$	Operating free-air temperature		–55	125	–40	85	°C

NOTE 3: Unused control inputs must be held high or low to prevent them from floating.

**recommended operating conditions,  $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$  (see Note 3)**

			SN54ALVTH16374		SN74ALVTH16374		UNIT
			MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage		3	3.6	3	3.6	V
$V_{IH}$	High-level input voltage		2		2		V
$V_{IL}$	Low-level input voltage			0.8		0.8	V
$V_I$	Input voltage		0	5.5	0	5.5	V
$I_{OH}$	High-level output current			–24		–32	mA
$I_{OL}$	Low-level output current			24		32	mA
	Low-level output current; current duty cycle $\leq 50\%$ ; $f \geq 1\text{ KHz}$			48		64	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
$T_A$	Operating free-air temperature		–55	125	–40	85	°C

NOTE 3: Unused control inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW



# SN54ALVTH16374, SN74ALVTH16374

## 2.5-V/3.3-V 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS

### WITH 3-STATE OUTPUTS

SCES068A – JUNE 1996 – REVISED JULY 1996

electrical characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	TEST CONDITIONS		SN54ALVTH16374			SN74ALVTH16374			UNIT	
			MIN	TYP†	MAX	MIN	TYP†	MAX		
V <sub>IK</sub>	V <sub>CC</sub> = 2.3 V, I <sub>I</sub> = −18 mA		−1.2			−1.2			V	
V <sub>OH</sub>	V <sub>CC</sub> = 2.3 V to 2.7 V, I <sub>OH</sub> = −100 μA		V <sub>CC</sub> −0.2			V <sub>CC</sub> −0.2			V	
	V <sub>CC</sub> = 2.3 V	I <sub>OH</sub> = −6 mA	1.7							
		I <sub>OH</sub> = −8 mA				1.7				
V <sub>OL</sub>	V <sub>CC</sub> = 2.3 V to 2.7 V, I <sub>OL</sub> = 100 μA		0.2			0.2			V	
	V <sub>CC</sub> = 2.3 V	I <sub>OL</sub> = 6 mA	0.5							
		I <sub>OL</sub> = 8 mA				0.5				
		I <sub>OL</sub> = 18 mA	0.5							
		I <sub>OL</sub> = 24 mA				0.5				
I <sub>I</sub>	V <sub>CC</sub> = 2.7 V, V <sub>I</sub> = GND		±1			±1			μA	
	V <sub>CC</sub> = 0 or 2.7 V, V <sub>I</sub> = 2.7 V		10			10				
	V <sub>CC</sub> = 2.7 V	V <sub>I</sub> = V <sub>CC</sub>	10			10				
		V <sub>I</sub> = 0	−5			−5				
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> = 0 to 4.5 V		±100			±100			μA	
I <sub>I(hold)</sub>	V <sub>CC</sub> = 2.3 V	V <sub>I</sub> = 0.7 V	90			90			μA	
		V <sub>I</sub> = 1.7 V	75			75				
	V <sub>CC</sub> = 2.7 V‡, V <sub>I</sub> = 0 to 2.7 V									
I <sub>EX</sub> §	V <sub>CC</sub> = 2.3 V, V <sub>O</sub> = 3.6 V								μA	
I <sub>OZ(PU/PD)</sub> ¶	V <sub>CC</sub> ≤ 1.2 V, V <sub>I</sub> = GND or V <sub>CC</sub> , V <sub>O</sub> = 0.5 V to V <sub>CC</sub> , OE = don't care		±100			±100			μA	
I <sub>OZH</sub>	V <sub>CC</sub> = 2.7 V, V <sub>O</sub> = 2.7 V, V <sub>I</sub> = 0.7 V or 1.7 V		5			5			μA	
I <sub>OZL</sub>	V <sub>CC</sub> = 2.7 V, V <sub>O</sub> = 0 V, V <sub>I</sub> = 0.7 V or 1.7 V		−5			−5			μA	
I <sub>CC</sub>	V <sub>CC</sub> = 2.7 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND		Outputs high		0.04	0.09	0.04		0.09	mA
			Outputs low		2.3	4.5	2.3		4.5	
			Outputs disabled		0.04	0.09	0.04		0.09	
C <sub>i</sub>	V <sub>CC</sub> = 2.5 V, V <sub>I</sub> = 2.5 V or 0		3			3			pF	
C <sub>O</sub>	V <sub>CC</sub> = 2.5 V, V <sub>O</sub> = 2.5 V or 0		9			9			pF	

† All typical values are at  $V_{CC} = 2.5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ Current into an output in the high state when  $V_O > V_{CC}$

¶ High-impedance state during power up/high-impedance state during power down

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ALVTH16374, SN74ALVTH16374**  
**2.5-V/3.3-V 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

SCES068A – JUNE 1996 – REVISED JULY 1996

**electrical characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$  (unless otherwise noted) (see Figure 2)**

PARAMETER	TEST CONDITIONS		SN54ALVTH16374			SN74ALVTH16374			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
$V_{IK}$	$V_{CC} = 3\text{ V}$ , $I_I = -18\text{ mA}$				-1.2			-1.2	V
$V_{OH}$	$V_{CC} = 3\text{ V to }3.6\text{ V}$ , $I_{OH} = -100\text{ }\mu\text{A}$		$V_{CC}-0.2$			$V_{CC}-0.2$			V
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2						
		$I_{OH} = -32\text{ mA}$				2			
$V_{OL}$	$V_{CC} = 3\text{ V to }3.6\text{ V}$ , $I_{OL} = 100\text{ }\mu\text{A}$				0.2			0.2	V
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$						0.4	
		$I_{OL} = 24\text{ mA}$			0.5				
		$I_{OL} = 32\text{ mA}$						0.5	
		$I_{OL} = 48\text{ mA}$			0.55				
		$I_{OL} = 64\text{ mA}$						0.55	
$I_I$	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}\text{ or GND}$	Control inputs			$\pm 1$			$\pm 1$	$\mu\text{A}$
	$V_{CC} = 0\text{ or }3.6\text{ V}$ , $V_I = 5.5\text{ V}$				10			10	
	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$			20			20	
		$V_I = V_{CC}$			10			10	
		$V_I = 0$			-5			-5	
$I_{off}$	$V_{CC} = 0$ , $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$				$\pm 100$			$\pm 100$	$\mu\text{A}$
$I_{I(hold)}$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$			75			75	$\mu\text{A}$
		$V_I = 2\text{ V}$			-75			-75	
	$V_{CC} = 3.6\text{ V}^\ddagger$ , $V_I = 0\text{ to }3.6\text{ V}$				$\pm 500$			$\pm 500$	
$I_{EX}^\S$	$V_{CC} = 3\text{ V}$ , $V_O = 5.5\text{ V}$				125			125	$\mu\text{A}$
$I_{OZ(PU/PD)}^\P$	$V_{CC} \leq 1.2\text{ V}$ , $V_I = \text{GND or }V_{CC}$ , $V_O = 0.5\text{ V to }V_{CC}$ , $OE = \text{don't care}$				$\pm 100$			$\pm 100$	$\mu\text{A}$
$I_{OZH}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 3\text{ V}$ , $V_I = 0.8\text{ V or }2\text{ V}$				5			5	$\mu\text{A}$
$I_{OZL}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 0.5\text{ V}$ , $V_I = 0.8\text{ V or }2\text{ V}$				-5			-5	$\mu\text{A}$
$I_{CC}$	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}\text{ or GND}$ , $I_O = 0$	Outputs high		0.07	0.09		0.07	0.09	mA
		Outputs low		3.2	5		3.2	5	
		Outputs disabled		0.07	0.09		0.07	0.09	
$\Delta I_{CC}^\#$	$V_{CC} = 3\text{ V to }3.6\text{ V}$ , One input at $V_{CC} - 0.6\text{ V}$ , Other inputs at $V_{CC}\text{ or GND}$				0.2			0.2	mA
$C_i$	$V_{CC} = 3.3\text{ V}$ , $V_I = 3\text{ V or }0$				3			3	pF
$C_o$	$V_{CC} = 3.3\text{ V}$ , $V_O = 3\text{ V or }0$				9			9	pF

† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ Current into an output in the high state when  $V_O > V_{CC}$

¶ High-impedance state during power up/high-impedance state during power down

# This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

**PRODUCT PREVIEW**

# SN54ALVTH16374, SN74ALVTH16374

## 2.5-V/3.3-V 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS

### WITH 3-STATE OUTPUTS

SCES068A – JUNE 1996 – REVISED JULY 1996

timing requirements over recommended operating free-air temperature range,  $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$  (unless otherwise noted) (see Figure 1)

			SN54ALVTH16374		SN74ALVTH16374		UNIT
			MIN	MAX	MIN	MAX	
$f_{\text{clock}}$	Clock frequency		0	150	0	150	MHz
$t_w$	Pulse duration, CLK high or low		1.5		1.5		ns
$t_{\text{su}}$	Setup time, data before CLK $\uparrow$	High or low	1.5		1.5		ns
$t_h$	Hold time, data after CLK $\uparrow$	High or low	0		0		ns

timing requirements over recommended operating free-air temperature range,  $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$  (unless otherwise noted) (see Figure 2)

			SN54ALVTH16374		SN74ALVTH16374		UNIT
			MIN	MAX	MIN	MAX	
$f_{\text{clock}}$	Clock frequency		0	250	0	250	MHz
$t_w$	Pulse duration, CLK high or low		1.5		1.5		ns
$t_{\text{su}}$	Setup time, data before CLK $\uparrow$	High or low	1.7		1.7		ns
$t_h$	Hold time, data after CLK $\uparrow$	High or low	0		0		ns

switching characteristics over recommended operating free-air temperature range,  $C_L = 50\text{ pF}$ ,  $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54ALVTH16374		SN74ALVTH16374			UNIT
			MIN	MAX	MIN	TYP $\dagger$	MAX	
$f_{\text{max}}$			150		150			MHz
$t_{\text{pd}}$	CLK	Q	1.8	6	1.8	2.8	5.4	ns
$t_{\text{en}}$	$\overline{\text{OE}}$	Q	2	6.5	2	3.4	5.9	ns
$t_{\text{dis}}$	$\overline{\text{OE}}$	Q	2	6.2	2	3.5	5.6	ns

$\dagger$  All typical values are at  $V_{CC} = 2.5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

switching characteristics over recommended operating free-air temperature range,  $C_L = 50\text{ pF}$ ,  $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$  (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54ALVTH16374		SN74ALVTH16374			UNIT
			MIN	MAX	MIN	TYP $\ddagger$	MAX	
$f_{\text{max}}$			250		250			MHz
$t_{\text{pd}}$	CLK	Q	1.5	4	1.5	2.3	3.6	ns
$t_{\text{en}}$	$\overline{\text{OE}}$	Q	1.5	4.7	1.5	2.6	4.3	ns
$t_{\text{dis}}$	$\overline{\text{OE}}$	Q	1.5	4.7	1.5	2.7	4.2	ns

$\ddagger$  All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

PRODUCT PREVIEW



# SN54ALVTH16374, SN74ALVTH16374


## 2.5-V/3.3-V 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS

### WITH 3-STATE OUTPUTS

SCES068A – JUNE 1996 – REVISED JULY 1996





#### PARAMETER MEASUREMENT INFORMATION

$$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$$



LOAD CIRCUIT

TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	2 $\times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW

# SN54ALVTH16374, SN74ALVTH16374


## 2.5-V/3.3-V 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS

### WITH 3-STATE OUTPUTS


SCES068A – JUNE 1996 – REVISED JULY 1996

#### PARAMETER MEASUREMENT INFORMATION


$$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$$



LOAD CIRCUIT




VOLTAGE WAVEFORMS  
PULSE DURATION




VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS

TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- $C_L$  includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .
  - The outputs are measured one at a time with one transition per measurement.
  - $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 2. Load Circuit and Voltage Waveforms



## **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.