## SN74ALVCHR162245 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES064 – DECEMBER 1995

● Member of the Texas Instruments <i>Widebus™</i> Family		L PACKAGE VIEW)
<ul> <li>EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) Submicron Process</li> </ul>	1DIR 1 1B1 2	48 10E 47 1A1
<ul> <li>All Outputs Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required.</li> </ul>	1B2 3 GND 4	46   1A2 45   GND
<ul> <li>ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds</li> </ul>	1B3 5 1B4 6 V <sub>CC</sub> 7	44   1A3 43   1A4 42   V <sub>CC</sub>
200 V Using Machine Model (C = 200 pF, R = 0) ● Latch-Up Performance Exceeds 250 mA	1B5 8 1B6 9 GND 10	41   1A5 40   1A6 39   GND
<ul> <li>Per JEDEC Standard JESD-17</li> <li>Bus Hold on Data Inputs Eliminates the</li> </ul>	1B7 11 1B8 12	38   1A7 37   1A8
Need for External Pullup/Pulldown Resistors	2B1 [ 13 2B2 [ 14	36 2A1 35 2A2
<ul> <li>Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages</li> </ul>	GND    15 2B3    16 2B4    17	34 GND 33 2A3 32 2A4
description	V <sub>CC</sub> [ 18 2B5 [ 19	31 V <sub>CC</sub> 30 2A5
This 16-bit (dual-octal) noninverting bus transceiver is designed for 2.3-V to 3.6-V	2B6 20 GND 21 2B7 22	29 2A6 28 GND 27 2A7
V <sub>CC</sub> operation The SN74ALVCHR162245 is designed for asynchronous communication between data	2B8 [ 23 2DIR [ 24	26 2A8 25 2OE

asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so that the buses are effectively isolated.

All outputs, which are designed to sink up to 12 mA, include 26- $\Omega$  resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCHR162245 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVCHR162245 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1995, Texas Instruments Incorporated

## SN74ALVCHR162245 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES064 – DECEMBER 1995

## FUNCTION TABLE


(each 8-bit section)							
INPUTS OE DIR		OPERATION					
					LL		B data to A bus
LH		A data to B bus					
н х		Isolation					

## logic symbol<sup>†</sup>




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# logic diagram (positive logic)



**To Seven Other Channels** 



To Seven Other Channels



# SN74ALVCHR162245 **16-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCES064 - DECEMBER 1995

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$	5 V to 4.6 V V <sub>CC</sub> + 0.5 V V <sub>CC</sub> + 0.5 V 50 mA ±50 mA ±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DGG package	1 W
DL package DL package DL package65° Storage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Vcc	Supply voltage		2.3	3.6	V	
	High-level input voltage $\frac{V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}}{V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}}$	1.7		V		
VIH		$V_{CC} = 2.7 V \text{ to } 3.6 V$	2		v	
	$V_{CC} = 2.3 \text{ V to } 2.7$			0.7	V	
VIL	Low-level input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8	v	
VI	Input voltage		0	VCC	V	
Vo	Output voltage		0	VCC	V	
		V <sub>CC</sub> = 2.3 V		-6		
ЮН	High-level output current	$V_{CC} = 2.7 V$		-8	mA	
		$V_{CC} = 3 V$		-12		
		V <sub>CC</sub> = 2.3 V		6		
IOL	Low-level output current	$V_{CC} = 2.7 V$		8	mA	
	V <sub>CC</sub> = 3 V			12		
$\Delta t/\Delta v$	Input transition rise or fall rate		0	10	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



# SN74ALVCHR162245 **16-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCES064 - DECEMBER 1995

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAME	ΓER	TEST CO	ONDITIONS	v <sub>cc</sub> †	MIN	түр‡	MAX	UNIT	
		I <sub>OH</sub> = –100 μA		MIN to MAX	V <sub>CC</sub> -0	.2			
		I <sub>OH</sub> = -4 mA	VIH = 1.7 V	2.3 V	1.9				
		I <sub>OH</sub> = -6 mA	V <sub>IH</sub> = 1.7 V	2.3 V	1.7				
VOH		I <sub>OH</sub> = -4 mA	V <sub>IH</sub> = 2 V	2.7 V	2.2			V	
		I <sub>OH</sub> = –8 mA	V <sub>IH</sub> = 2 V	2.7 V	2				
		I <sub>OH</sub> = -6 mA	V <sub>IH</sub> = 2 V	3 V	2.4				
		I <sub>OH</sub> = -12 mA	V <sub>IH</sub> = 2 V	3 V	2				
		I <sub>OL</sub> = 100 μA		MIN to MAX			0.2		
		I <sub>OL</sub> = 4 mA	V <sub>IL</sub> = 0.7 V	2.3 V			0.4		
		I <sub>OL</sub> = 6 mA	V <sub>IL</sub> = 0.7 V	2.3 V			0.55		
VOL		I <sub>OH</sub> = 4 mA	V <sub>IH</sub> = 2 V	2.7 V			0.4	V	
		I <sub>OL</sub> = 8 mA	V <sub>IL</sub> = 0.8 V	2.7 V			0.6		
		I <sub>OL</sub> = 6 mA	V <sub>IL</sub> = 0.8 V	3 V			0.55		
		I <sub>OL</sub> = 12 mA	V <sub>IL</sub> = 0.8 V	3 V			0.8		
lj		$V_I = V_{CC}$ or GND		3.6 V			±5	μA	
		V <sub>I</sub> = 0.7 V		2.3 V	45			μΑ	
		V <sub>I</sub> = 1.7 V		2.3 V	-45				
l <sub>l(hold)</sub>		V <sub>I</sub> = 0.8 V		3 V	75				
		V <sub>I</sub> = 2 V		3 V	-75				
		V <sub>I</sub> = 0 to 3.6 V		3.6 V			±500		
IOZ§		$V_{O} = V_{CC}$ or GND		3.6 V			±10	μA	
ICC		$V_{I} = V_{CC}$ or GND,	I <mark>O</mark> = 0	3.6 V			40	μΑ	
∆ICC		One input at V <sub>CC</sub> – 0.6 V,	Other inputs at $V_{CC}$ or GND	3 V to 3.6 V			750	μA	
	ol inputs	V <sub>I</sub> = V <sub>CC</sub> or GND		3.3 V		4		pF	
C <sub>io</sub> A or E	3 ports	V <sub>O</sub> = V <sub>CC</sub> or GND		3.3 V		9		pF	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

<sup>‡</sup> Typical values are measured at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. § For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figures 1 and 2)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
		(001F01)	MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> pd	A or B	B or A	1	5.5		4.7	1	4.2	ns
ten	OE	B or A	1	7.3		6.7	1	5.6	ns
<sup>t</sup> dis	OE	B or A	1	6.5		5.7	1	5.5	ns

## operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 2.5 V ± 0.2 V	V <sub>CC</sub> = 3.3 V ± 0.3 V	UNIT			
					ТҮР	ТҮР		
		Outputs enabled	C <sub>L</sub> = 50 pF, f = 10 MHz	24	32	٥F		
Ľ	C <sub>pd</sub>	Power dissipation capacitance	Outputs disabled	$C_{L} = 50 \text{ pr},  I = 10 \text{ MHz}$	4	5	рг	



## SN74ALVCHR162245 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES064 – DECEMBER 1995




- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
   Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. tp<sub>ZL</sub> and tp<sub>ZH</sub> are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

## Figure 1. Load Circuit and Voltage Waveforms




# SN74ALVCHR162245 **16-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCES064 - DECEMBER 1995



- NOTES: A. CI includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLz and tpHz are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tPLH and tPHL are the same as tpd.





#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated