SN74LVCH16245A 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES063E – DECEMBER 1995 – REVISED MARCH 1997

DGG OR DL PACKAGE **Member of the Texas Instruments** (TOP VIEW) Widebus™ Family **EPIC[™]** (Enhanced-Performance Implanted 48 0 1 OE 1DIR **CMOS) Submicron Process** 47 🛛 1A1 1B1 2 Typical V_{OLP} (Output Ground Bounce) 46 1A2 1B2 3 < 0.8 V at V_{CC} = 3.3 V, T_A = 25° C 45 🛛 GND GND 4 Typical V_{OHV} (Output V_{OH} Undershoot) 1B3 5 44 🛛 1A3 > 2 V at V_{CC} = 3.3 V, T_A = 25°C 1B4 6 43 🛛 1A4 Supports Mixed-Mode Signal Operation on 42 🛛 V_{CC} V_{CC} []7 All Ports (5-V Input/Output Voltage With 1B5 🛛 8 41 📙 1A5 3.3-V V_{CC}) 40 **1**A6 1B6 9 39 GND GND 10 Power Off Disables Inputs/Outputs, • 1B7 11 38 1A7 **Permitting Live Insertion** 37 **1** 1A8 1B8 12 ESD Protection Exceeds 2000 V Per 36 2A1 2B1 113 MIL-STD-883. Method 3015: Exceeds 200 V 2B2 114 35 2A2 Using Machine Model (C = 200 pF, R = 0) GND 15 34 GND Latch-Up Performance Exceeds 250 mA Per 33 2A3 2B3 116 **JEDEC Standard JESD-17** 2B4 117 32 2A4 • Bus Hold on Data Inputs Eliminates the 31 VCC V_{CC} [] 18 Need for External Pullup/Pulldown 2B5 19 30 2A5 Resistors 2B6 20 29 2A6 Package Options Include Plastic 300-mil GND 21 28 GND Shrink Small-Outline (DL) and Thin Shrink 27 27 2A7 2B7 222 Small-Outline (DGG) Packages 2B8 23 26 2A8 25 20E 2DIR | 24 description

This 16-bit (dual-octal) noninverting bus transceiver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVCH16245A is designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVCH16245A is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

SN74LVCH16245A **16-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCES063E - DECEMBER 1995 - REVISED MARCH 1997

FUNCTION TABLE

(each 8-bit section)							
INPUTS		OPERATION					
OE	DIR	OPERATION					
L	L	B data to A bus					
L	н	A data to B bus					
Н	х	Isolation					

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} -0.5 V to 6.5 V Input voltage range, V _I : Except I/O ports (see Note 1) -0.5 V to 6.5 V I/O ports (see Notes 1 and 2) -0.5 V to V _{CC} + 0.5 V	
Voltage range applied to any output in the high-impedance or power-off state, V _O (see Note 1)	
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC}) ±50 mA	
Continuous output current, I_O (V _O = 0 to V _{CC}) (see Note 2) ±50 mA	
Continuous current through each V _{CC} or GND ±100 mA	
Package thermal impedance, θ _{JA} (see Note 3): DGG package	
DL package	
Storage temperature range, T _{stg} 65°C to 150°C	
tresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. The value of V_{CC} is provided in the recommended operating conditions table.
 - 3. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.



recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
VCC	Supply voltage	Operating	2	3.6	V	
		Data retention only	1.5		v	
VIH	High-level input voltage	V_{CC} = 2.7 V to 3.6 V	2		V	
VIL	Low-level input voltage	V_{CC} = 2.7 V to 3.6 V		0.8	V	
VI	Input voltage				V	
Va	Output voltage	High or low state	0	VCC	V	
VO		3 state	0	5.5	v	
1	Ligh lough output output	V _{CC} = 2.7 V		-12		
юн	High-level output current	V _{CC} = 3 V		-24	mA	
IOL		V _{CC} = 2.7 V		12	m A	
	Low-level output current	V _{CC} = 3 V		24	mA	
$\Delta t / \Delta V$	V Input transition rise or fall rate			5	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CO	ONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT	
		I _{OH} = -100 μA		2.7 V to 3.6 V	V _{CC} -0.2				
Maria		40		2.7 V	2.2			v	
Vон		I _{OH} = -12 mA		3 V	2.4			v	
		I _{OH} = -24 mA		3 V	2.2				
		I _{OL} = 100 μA		2.7 V to 3.6 V			0.2		
VOL		I _{OL} = 12 mA		2.7 V			0.4	V	
		I _{OL} = 24 mA		3 V			0.55		
lj	Control inputs	VI = 0 to 5.5 V		3.6 V			±5	μA	
		VI = 0.8 V		3 V	75				
I _{I(hold)}		V _I = 2 V		3 V	-75			μA	
. ,		$V_{1} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$		3.6 V			±500		
l _{off}		VI or VO = 5.5 V		0			±10	μA	
I _{OZ} §		V _O = 0 to 5.5 V		3.6 V			±10	μA	
ICC		V _I = V _{CC} or GND					20		
		$3.6 V \le V_I \le 5.5 V^{\P}$	I ^O = 0	3.6 V		20		μA	
∆lcc		One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500	μA	
Ci	Control inputs	V _I = V _{CC} or GND		3.3 V		5		pF	
C _{io}	A or B ports	$V_{O} = V_{CC}$ or GND		3.3 V		7.5		pF	

[†] All typical values are at $V_{CC} = 3.3$ V, $T_A = 25^{\circ}$ C.

[‡] This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter IOZ includes the input leakage current, but not II(hold).

 \P This applies in the disabled state only.



SN74LVCH16245A **16-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCES063E - DECEMBER 1995 - REVISED MARCH 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	
^t pd	A or B	B or A	1	4		4.7	ns
ten	OE	A or B	1.5	5.5		6.7	ns
^t dis	OE	A or B	1.5	6.6		7.1	ns
^t sk(o) [†]				1			ns

[†] Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

PARAMETER			TEST C	ONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per transceiver	Outputs enabled	C _L = 0,	f = 10 MHz	40	nE.
		Outputs disabled			4	pF



SN74LVCH16245A **16-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCES063E - DECEMBER 1995 - REVISED MARCH 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C₁ includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.

- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated