SN74LVC16244A 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCES061D - DECEMBER 1995 - REVISED JUNE 1997

 Member of the Texas Instruments Widebus™ Family 		DGG OR DL PACKAGE (TOP VIEW)				
 EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process 		48 2 0E				
 Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C 	1Y1 []2 1Y2 []3 GND []4	46 🛛 1A2				
 Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at V_{CC} = 3.3 V, T_A = 25°C 	1Y3 5 1Y4 6	44 🛛 1A3				
 Power Off Disables Inputs/Outputs, Permitting Live Insertion 	V _{CC} [7 2Y1 [8	42 V _{CC}				
 Supports Mixed-Mode Signal Operation On All Ports (5-V Input/Output Voltage With 	2Y2 [] 9 GND [] 1(2Y3 [] 1 [/]	0 39 GND				
 3.3-V V_{CC}) Latch-Up Performance Exceeds 250 mA Per JESD 17 	2Y3 [17 2Y4 [12 3Y1 [13	2 37 2A4				
 Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink 	3Y2 [] 14 GND [] 19 3Y3 [] 10	5 34 GND				
Small-Outline (DGG) Packages description	3Y4 [1] V _{CC} [18	7 32 3A4 8 31 V _{CC}				
This 16-bit buffer/driver is designed for 2.7-V to 3.6-V V _{CC} operation.	4Y1 [] 19 4Y2 [] 20 GND [] 2	0 29 4 A2				
The SN74LVC16244A is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers,	4Y3 [2: 4Y4 [2: 4OE [2:	2 27] 4A3 3 26] 4 <u>A4</u>				
and bus-oriented receivers and transmitters.						

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable $\overline{(OE)}$ inputs.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC16244A is characterized for operation from –40°C to 85°C.

FUNCTION TABLE (each 4-bit buffer)

(each 4-bit buller)							
INP	JTS	OUTPUT					
OE	Α	Y					
L	Н	Н					
L	L	L					
Н	Х	Z					



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

SN74LVC16244A **16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS SCES061D – DECEMBER 1995 – REVISED JUNE 1997

logic symbol[†]

1 <mark>0E</mark>	1 48	EN1				
20E	40 25	EN2				
30E 40E	24	EN3 EN4				
1A1	47	<u>م</u>	1		2	1Y1
1A2	46		-	1 V	3	1Y2
1A2	44				5	1Y3
1A4	43				6	1Y4
2A1	41		1	2 🗸	8	2Y1
2A2	40		•	2 ·	9	2Y2
2A3	38				11	2Y3
2A4	37				12	2Y4
3A1	36		1	3 ▽	13	3Y1
3A2	35		•	0	14	3Y2
3A3	33				16	3Y3
3A4	32				17	3Y4
4A1	30		1	4 ▽	19	4Y1
4A2	29		•	- ·	20	4Y2
4A3	27	<u> </u>			22	4Y3
4A4	26	<u> </u>			23	4Y4
		L				

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 6.5 V
Input voltage range, VI (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_{O}	
(see Notes 1 and 2)	\dots –0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$ (see Note 2)	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	89°C/W
DL package	
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. The value of V_{CC} is provided in the recommended operating conditions table.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.



SN74LVC16244A **16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS

SCES061D - DECEMBER 1995 - REVISED JUNE 1997

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vaa	Supply voltage	Operating	2	3.6	V
Vcc	Supply voltage	Data retention only	1.5		v
VIH	High-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		V
VIL	Low-level input voltage	V_{CC} = 2.7 V to 3.6 V		0.8	V
VI	Input voltage		0	5.5	V
Va	Output voltage	High or low state	0	VCC	V
۷o	Odiput voltage	3 state	0	5.5	
1	High lovel output ourrept	$V_{CC} = 2.7 V$	-1		mA
ЮН	High-level output current	V _{CC} = 3 V		-24	ША
1.0.		V _{CC} = 2.7 V	12		mA
IOL	Low-level output current V _{CC} = 3 V			24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		0	10	ns/V
ТА	Operating free-air temperature		-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST C	ONDITIONS	V _{CC}	MIN	түр†	MAX	UNIT	
	I _{OH} = -100 μA		2.7 V to 3.6 V	V _{CC} -0.2				
Vau	I _{OH} = -12 mA		2.7 V	2.2			V	
VOH	OH = -12 IIIA		3 V	2.4			v	
	I _{OH} = -24 mA		3 V	2.2				
	I _{OL} = 100 μA		2.7 V to 3.6 V			0.2		
VOL	I _{OL} = 12 mA		2.7 V			0.4	V	
	I _{OL} = 24 mA		3 V			0.55		
lj	V _I = 0 to 5.5 V		3.6 V			±5	μΑ	
l _{off}	$V_{I} \text{ or } V_{O} = 5.5 \text{ V}$		0			±10	μA	
loz	$V_{O} = 0$ to 5.5 V		3.6 V			±10	μΑ	
100	$V_I = V_{CC}$ or GND	IO = 0	261/			20		
lcc	$3.6 \text{ V} \leq \text{V}_{I} \leq 5.5 \text{ V}^{\ddagger}$	IO = 0	3.6 V		20	μA		
ΔICC	One input at V _{CC} – 0.6 V,	Other inputs at V_{CC} or GND	2.7 V to 3.6 V			500	μΑ	
Ci	$V_I = V_{CC}$ or GND		3.3 V		5.5		pF	
Co	$V_{O} = V_{CC}$ or GND		3.3 V		6		pF	

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. [‡] This applies in the disabled state only.



SN74LVC16244A **16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS SCES061D - DECEMBER 1995 - REVISED JUNE 1997

switching characteristics over recommended operating free-air temperature range, CL = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	ТО (OUTPUT)	V _{CC} = ± 0.3	3.3 V 3 V	V _{CC} =	2.7 V	UNIT
		MIN MAX	MIN	MAX			
^t pd	А	Y	1.5	4.1		5.7	ns
ten	OE	Y	1.5	4.6		5.8	ns
^t dis	OE	Y	1.5	5.8		6.2	ns
^t sk(o) [†]				1			ns

[†] Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

	PARAMETER		TEST C	ONDITIONS	TYP	UNIT
C _{pd} Power dissipation capacitance per buffer/driver	Outputs enabled	C _L = 0, f = 10 MHz	34	nE.		
	Outputs disabled		4	pF		



SN74LVC16244A **16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS

SCES061D - DECEMBER 1995 - REVISED JUNE 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpzL and tpzH are the same as ten.
- F. tpLz and tpHz are the same as tdis.
- G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated