## SN74ALVCH16863 18-BIT TRANSCEIVER WITH 3-STATE OUTPUTS SCES060 – DECEMBER 1995

<ul> <li>Member of the Texas Instruments Widebus<sup>™</sup> Family</li> </ul>	DGG OR DL PACKAGE (TOP VIEW)			
<ul> <li>EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process</li> <li>ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)</li> <li>Latch-Up Performance Exceeds 250 mA</li> </ul>	10EAB 1 56 10EBA 1B1 2 55 1A1 1B2 3 54 1A2 GND 4 53 GND 1B3 5 52 1A3 1B4 6 51 1A4			
<ul> <li>Per JEDEC Standard JESD-17</li> <li>Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors</li> </ul>	V <sub>CC</sub> 7 50 V <sub>CC</sub> 1B5 8 49 1A5 1B6 9 48 1A6 1B7 10 47 1A7 GND 11 46 GND			
<ul> <li>Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages</li> <li>description</li> </ul>	1B8 [] 12 45 [] 1A8 1B9 [] 13 44 ] 1A9 GND [] 14 43 ] GND GND [] 15 42 ] GND 2B1 [] 16 41 ] 2A1			
This 18-bit bus transceiver is designed for 2.3-V to 3.6-V V <sub>CC</sub> operation. The SN74ALVCH16863 is an 18-bit noninverting transceiver designed for synchronous communication between data buses. The control function implementation minimizes external	2B2 [ 17 40 ] 2A2 GND [ 18 39 ] GND 2B3 [ 19 38 ] 2A3 2B4 [ 20 37 ] 2A4 2B5 [ 21 36 ] 2A5 V <sub>CC</sub> [ 22 35 ] V <sub>CC</sub> 2B6 [ 23 34 ] 2A6			
timing requirements. The SN74ALVCH16863 can be used as two 9-bit transceivers or one 18-bit transceiver. They allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the output-enable (OEAB or OEBA)	2B7 [ 24 33 ] 2A7 GND [ 25 32 ] GND 2B8 [ 26 31 ] 2A8 2B9 [ 27 30 ] 2A9 2OEAB [ 28 29 ] 2OEBA			

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16863 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVCH16863 is characterized for operation from -40°C to 85°C.



inputs.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1995, Texas Instruments Incorporated

## SN74ALVCH16863 18-BIT TRANSCEIVER WITH 3-STATE OUTPUTS SCES060 – DECEMBER 1995


# FUNCTION TABLE


(each 9-bit section)						
INPUTS		OPERATION				
OEAB	OEBA	OPERATION				
Н	L	B data to A bus				
L	н	A data to B bus				
Н	Н	Isolation				


## logic symbol<sup>†</sup>



logic diagram (positive logic)







To Eight Other Channels

<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



## SN74ALVCH16863 **18-BIT TRANSCEIVER** WITH 3-STATE OUTPUTS

SCES060 - DECEMBER 1995

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ Input voltage range, $V_I$ : Except I/O ports (see Note 1) I/O ports (see Notes 1 and 2)	$\begin{array}{c} -0.5 \ \mbox{V to } 4.6 \ \mbox{V} \\ \mbox{/ to } \ \mbox{V}_{CC} + 0.5 \ \mbox{V} \\ \mbox{/ to } \ \mbox{V}_{CC} + 0.5 \ \mbox{V} \\  & -50 \ \mbox{mA} \\  & \pm 50 \ \mbox{mA} \end{array}$
Continuous output current, $I_O$ ( $V_O$ = 0 to $V_{CC}$ ) Continuous current through each $V_{CC}$ or GND	
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DGG package	1 W
DL package Storage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

#### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
VCC	Supply voltage		2.3	3.6	V	
	High-level input voltage $\frac{V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}}{V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}}$	$V_{CC}$ = 2.3 V to 2.7 V	1.7		V	
VIH		V <sub>CC</sub> = 2.7 V to 3.6 V	2			
V.	Low-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V		0.7		
VIL		$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8	V	
VI	Input voltage		0	VCC	V	
VO	Output voltage		0	VCC	V	
		$V_{CC} = 2.3 V$		-12		
ЮН	High-level output current	$V_{CC} = 2.7 V$		-12	mA	
		$V_{CC} = 3 V$		-24		
		V <sub>CC</sub> = 2.3 V		12		
IOL	Low-level output current	$V_{CC} = 2.7 V$		12	mA	
		$V_{CC} = 3 V$		24		
$\Delta t/\Delta v$	Input transition rise or fall rate		0	10	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



## SN74ALVCH16863 **18-BIT TRANSCEIVER** WITH 3-STATE OUTPUTS SCES060 - DECEMBER 1995

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST C	ONDITIONS	v <sub>cc</sub> †	MIN	TYP‡	MAX	UNIT	
		I <sub>OH</sub> = –100 μA		MIN to MAX	V <sub>CC</sub> -0.	.2			
		I <sub>OH</sub> = -6 mA,	V <sub>IH</sub> = 1.7 V	2.3 V	2				
			V <sub>IH</sub> = 1.7 V	2.3 V	1.7				
VOH		I <sub>OH</sub> = – 12 mA	V <sub>IH</sub> = 2 V	2.7 V	2.2			V	
			V <sub>IH</sub> = 2 V	3 V	2.4				
		I <sub>OH</sub> = -24 mA,	V <sub>IH</sub> = 2 V	3 V	2				
		I <sub>OL</sub> = 100 μA		MIN to MAX			0.2	v	
		I <sub>OL</sub> = 6 mA,	V <sub>IL</sub> = 0.7 V	2.3 V			0.4		
VOL		1	V <sub>IL</sub> = 0.7 V	2.3 V			0.7		
		$I_{OL} = 12 \text{ mA}$	V <sub>IL</sub> = 0.8 V	2.7 V			0.4		
		I <sub>OL</sub> = 24 mA,	V <sub>IL</sub> = 0.8 V	3 V			0.55		
lj		V <sub>I</sub> = V <sub>CC</sub> or GND		3.6 V			±5	μA	
		V <sub>I</sub> = 0.7 V		2.3 V	45				
		V <sub>I</sub> = 1.7 V V <sub>I</sub> = 0.8 V		2.3 V	-45			μA	
I <sub>I(hold)</sub>				3 V	75				
		V <sub>I</sub> = 2 V		3 V	-75				
		V <sub>I</sub> = 0 to 3.6 V		3.6 V			±500		
Ioz§		V <sub>O</sub> = V <sub>CC</sub> or GND		3.6 V			±10	μA	
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μA	
∆ICC		One input at V <sub>CC</sub> – 0.6 V,	Other inputs at $V_{CC}$ or GND	3 V to 3.6 V			750	μA	
	Control inputs			2.2.1/		3.5		- 5	
Ci	Data inputs	$V_{I} = V_{CC}$ or GND		3.3 V		6		pF	
Cio	A or B ports	V <sub>O</sub> = V <sub>CC</sub> or GND		3.3 V		7.5		pF	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

<sup>‡</sup> Typical values are measured at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C. § For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

## switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figures 1 and 2)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	= ۷ <sub>CC</sub> ± 0.2		V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = ± 0.3	3.3 V 3 V	UNIT
		(001201)	MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> pd	A or B	B or A	1	4.7		4	1	3.4	ns
ten	OEAB or OEBA	A or B	1	6.2		5.8	1	4.7	ns
<sup>t</sup> dis	OEAB or OEBA	A or B	2	5.7		4.7	1.4	4.2	ns

## operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST CONDITIONS	V <sub>CC</sub> = 2.5 V ± 0.2 V	V <sub>CC</sub> = 3.3 V ± 0.3 V	UNIT
				ТҮР	TYP	
		Outputs enabled	$C_{1} = 50 \text{ pc}$ f = 10 MHz	21	30	٥F
Cpd	C <sub>pd</sub> Power dissipation capacitance	Outputs disabled	C <sub>L</sub> = 50 pF, f = 10 MHz	2	3	μr



### SN74ALVCH16863 **18-BIT TRANSCEIVER** WITH 3-STATE OUTPUTS SCES060 - DECEMBER 1995




- NOTES: A. CI includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLz and tpHz are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tPLH and tPHL are the same as tpd.


#### Figure 1. Load Circuit and Voltage Waveforms



### SN74ALVCH16863 **18-BIT TRANSCEIVER** WITH 3-STATE OUTPUTS SCES060 - DECEMBER 1995



- NOTES: A. CI includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLz and tpHz are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tPLH and tPHL are the same as tpd.





#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated