## SN74ALVCH16525 18-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES059A - NOVEMBER 1995 - REVISED NOVEMBER 1996

<ul> <li>Member of the Texas Instruments Widebus™ Family</li> </ul>	DGG OR DL PAC (TOP VIEW)	-
<ul> <li>EPIC ™ (Enhanced-Performance Implanted CMOS) Submicron Process</li> </ul>		] <u>SEL</u> ] CLKAB
<ul> <li>ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015;Exceeds 200V Using Machine Model (C = 200 pF, R = 0)</li> </ul>	A1 3 54 GND 4 53	] B1 ] GND
<ul> <li>Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17</li> </ul>	A3 🛛 6 51	] B2 ] B3 ] V <sub>CC</sub>
<ul> <li>Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors</li> </ul>	A4 🛛 8 49 A5 🗍 9 48	] B4 ] B5 ] B6
<ul> <li>Package Option Includes Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages</li> </ul>	GND 11 46 A7 12 45	GND B7 B8
description	A10 🛛 15 42	B9 B10
This 18-bit universal bus transceiver is designed for 2.3-V to 3.6-V $V_{\mbox{CC}}$ operation.	A12 🛛 17 40	] B11 ] B12 ] GND
Data flow in each direction is controlled by output-enable (OEAB and OEBA) and clock-enable (CLKENAB and CLKENBA) inputs. For the	A14 🛛 20 37	] B13 ] B14 ] B15
A-to-B data flow, the data flows through a single register. The B-to-A data can flow through a	V <sub>CC</sub> 22 35 A16 23 34	] V <sub>CC</sub> ] B16
four-stage pipeline register path, or through a single register path, depending on the state of SEL.	GND 25 32	] B17 ] GND ] B18
Data is stored in the internal registers on the	OEBA 27 30	CLK1BA

Data is stored in the internal registers on the low-to-high transition of the CLK input, provided that the appropriate CLKEN inputs are low. The A-to-B data transfer is synchronized to the CLKAB input, and B-to-A data transfer is synchronized with the CLK1BA and CLK2BA inputs.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

CLKENBA 28

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16525 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1996, Texas Instruments Incorporated

29 CLK2BA

# SN74ALVCH16525 **18-BIT REGISTERED BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCES059A – NOVEMBER 1995 – REVISED NOVEMBER 1996

## logic diagram (positive logic)





### **Function Tables**

A-TO-B STORAGE (OEAB = L)								
I	OUTPUT							
CLKENAB	В							
Н	Х	Х	в <sub>0</sub> †					
L	$\uparrow$	L	L					
L	$\uparrow$	Н	Н					

<sup>†</sup> Output level before the indicated steady-state input conditions were established

	INPUTS								
CLKENBA	CLK2BA	CLK1BA	SEL	В	Α				
Н	Х	Х	Х	Х	A0 <sup>†</sup>				
L	$\uparrow$	Х	Н	L	L				
L	Ŷ	Х	Н	Н	н				
L	$\uparrow$	$\uparrow$	L	L	L‡				
L	$\uparrow$	$\uparrow$	L	н	н‡				

#### B-TO-A STORAGE ( $\overline{OEBA} = L$ )

<sup>†</sup>Output level before the indicated steady-state input conditions were established

<sup>‡</sup> Three CLK1BA edges and one CLK2BA edge are needed to propagate data from B to A when SEL is low.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)§

Supply voltage range, V <sub>CC</sub>	
Input voltage range, V <sub>I</sub> (see Note 1)	–0.5 V to 4.6 V
Output voltage range, VO (see Notes 1 and 2)	–0.5 V to V <sub>CC</sub> + 0.5 V
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through each V <sub>CC</sub> or GND	
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note	3): DGG package 1 W
	DL package 1.4 W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

§ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.



## SN74ALVCH16525 **18-BIT REGISTERED BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCES059A - NOVEMBER 1995 - REVISED NOVEMBER 1996

### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
VCC	Supply voltage		2.3	3.6	V
	High-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		v
VIH		$V_{CC}$ = 2.3 V to 2.7 V	1.7		v
<b>M</b>		$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8	V
VIL	Low-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V		0.7	v
٧ <sub>I</sub>	Input voltage		0	VCC	V
VO	Output voltage		0	VCC	V
		V <sub>CC</sub> = 2.3 V		-12	
ЮН	High-level output current $V_{CC} = 2.7 V$		-12	mA	
		$V_{CC} = 3 V$		-24	
		V <sub>CC</sub> = 2.3 V		12	
IOL	Low-level output current			12	mA
		$V_{CC} = 3 V$		24	
$\Delta t/\Delta v$	Input transition rise or fall rate		0	10	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMET	ER	TEST C	ONDITIONS	VCC	MIN	түр†	MAX	UNIT	
		I <sub>OH</sub> = −100 μA		2.3 V to 3.6 V	VCC-0	).2			
		I <sub>OH</sub> = –6 mA,	V <sub>IH</sub> = 1.7 V	2.3 V	2				
Voh		V <sub>IH</sub> = 1.7 V	2.3 V	1.7			V		
	I <sub>OH</sub> = -12 mA	V <sub>IH</sub> = 2 V	2.7 V	2.2			v		
		V <sub>IH</sub> = 2 V	3 V	2.4					
	I <sub>OH</sub> = –24 mA,	V <sub>IH</sub> = 2 V	3 V	2					
		I <sub>OL</sub> = 100 μA		2.3 V to 3.6 V			0.2		
V <sub>OL</sub>	I <sub>OL</sub> = 6 mA,	$V_{IL} = 0.7 V$	2.3 V			0.4	V		
	la. 12 mA	V <sub>IL</sub> = 0.7 V	2.3 V			0.7			
	I <sub>OL</sub> = 12 mA	V <sub>IL</sub> = 0.8 V	2.7 V			0.4			
		I <sub>OL</sub> = 24 mA,	V <sub>IL</sub> = 0.8 V	3 V			0.55		
Ц		V <sub>I</sub> = V <sub>CC</sub> or GND		3.6 V			±5	μA	
		V <sub>I</sub> = 0.7 V		0.014	45				
		V <sub>I</sub> = 1.7 V		2.3 V	-45				
I <sub>hold</sub>		V <sub>I</sub> = 0.8 V		2)/	75			μA	
		V <sub>1</sub> = 2 V		3∨	-75				
		V <sub>I</sub> = 0 to 3.6 V <sup>‡</sup>		3.6 V			±500		
I <sub>OZ</sub> §		V <sub>O</sub> = V <sub>CC</sub> or GND		3.6 V			±10	μA	
ICC		V <sub>I</sub> = V <sub>CC</sub> or GND,	I <mark>O</mark> = 0	3.6 V			40	μA	
∆ICC		One input at V <sub>CC</sub> – 0.6 V,	Other inputs at $V_{CC}$ or GND	3 V to 3.6 V			750	μA	
î	l inputs	V <sub>I</sub> = V <sub>CC</sub> or GND		3.3 V		3		pF	
C <sub>O</sub> A or B	ports	V <sub>O</sub> = V <sub>CC</sub> or GND		3.3 V		7		pF	

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3, T<sub>A</sub> = 25°C.

<sup>‡</sup> This is the bus-hold maximum dynamic current required to switch the input from one state to another.

 $\$  For I/O ports, the parameter IOZ includes the input-leakage current.



# SN74ALVCH16525 **18-BIT REGISTERED BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCES059A – NOVEMBER 1995 – REVISED NOVEMBER 1996

### timing requirements over recommended ranges of supply voltage and operating free-air temperature range (unless otherwise noted)

			VCC = 2.5 V ±0.2 V		$V_{CC} = 2.7 V \qquad \begin{array}{c} V_{CC} = 3.3 V \\ \pm 0.3 V \end{array}$			UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency		0	120	0	125	0	150	MHz
tw	Pulse duration, CLK high or low		3.2		3.2		3		ns
		A data before CLKAB1	1.3		1.3		1.3		
		B data before CLK2BA↑	2.1		1.8		1.7		
		B data before CLK1BA↑	1.3		1.2		1.1		
t <sub>su</sub>	Setup time	SEL before CLK2BA↑	3.3		3.3		3.3		ns
		CLKENAB before CLKAB <sup>↑</sup>	2.1		1.9		1.6		
		CLKENBA before CLK1BA <sup>↑</sup>	2.7		2.5		2.1		
		CLKENBA before CLK2BA <sup>↑</sup>	2.7		2.5		2.2		
		A data after CLKAB1	0.7		0.4		0.9		
		B data after CLK2BA↑	0.4		0		0.6		
		B data after CLK1BA↑	0.8		0.4		1		
th	Hold time	SEL after CLK2BA↑	0		0		0.1		ns
		CLKENAB after CLKAB↑	0.1		0.3		0.3		
		CLKENBA after CLK1BA↑	0		0		0.1		
		CLKENBA after CLK2BA↑	0		0		0		

# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
		(001-01)	MIN	MAX	MIN	MAX	MIN	MAX	
fmax			120		125		150		MHz
<sup>t</sup> pd	CLKAB or CLK2BA	A or B	1	5.1		4.4	1	4.2	ns
ten	OEAB or OEBA	A or B	1	6.6		6.1	1	5.1	ns
<sup>t</sup> dis	OEAB or OEBA	A or B	1	6.5		5.4	1	4.9	ns


# operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST CONDITIONS	V <sub>CC</sub> = 2.5 V ± 0.2 V	V <sub>CC</sub> = 3.3 V ± 0.3 V	UNIT
				ТҮР	ТҮР	
		Outputs enabled	Ci = 50 pF. f = 10 MHz	160	160	pF
C <sub>pd</sub> Power dissipation capacitanc	Fower dissipation capacitance	Outputs disabled	C <sub>L</sub> = 50 pF, f = 10 MHz	160	160	рг




# SN74ALVCH16525 18-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES059A - NOVEMBER 1995 - REVISED NOVEMBER 1996




- NOTES: A. CL includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .





# SN74ALVCH16525 18-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES059A - NOVEMBER 1995 - REVISED NOVEMBER 1996



- NOTES: A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
  - ${\sf D}. \ \ {\sf The outputs are measured one at a time with one transition per measurement.}$
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

### Figure 2. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated