SCES058A - NOVEMBER 1995 - REVISED NOVEMBER 1996

 Member of the Texas Instruments Widebus[™] Family 	DGG OR DL PACKAGE (TOP VIEW)	
 EPIC ™ (Enhanced-Performance Implanted CMOS) Submicron Process 	CLKENAB	
 B-Port Outputs Have Equivalen 26-Ω Series Resistors, So No External Resistors Are Required 	A1 [] 3 54] B1 GND [] 4 53] GND	
 ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015;Exceeds 200V Using Machine Model (C = 200 pF, R = 0) 	A2 5 52 B2 A3 6 51 B3 V _{CC} 7 50 V _{CC} A4 8 49 B4	
 Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17 	A5 🛛 9 48 🗍 B5 A6 🗋 10 47 🗍 B6	
 Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors 	GND 11 46 GND A7 12 45 B7 A8 13 44 B8	
 Package Option Includes Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages 	A9 [14 43] B9 A10 [15 42] B10 A11 [16 41] B11 A12 [17 40] B12	
description	GND [18 39] GND A13 [19 38] B13	
This 18-bit universal bus transceiver is designed for 2.3-V to 3.6-V V _{CC} operation.	A14 [20 37] B14 A15 [21 36] B15	
Data flow in each direction is controlled by output-enable (OEAB and OEBA) and clock- enable (CLKENAB and CLKENBA) inputs. For the A-to-B data flow, the data flows through a single register. The B-to-A data can flow through a four-stage pipeline register path, or through a single register path, depending on the state of SEL.	V _{CC} [22 35] V _{CC} A16 [23 34] B16 A17 [24 33] B17 GND [25 32] GND A18 [26 31] B18 OEBA [27 30] CLK1BA CLKENBA [28 29] CLK2BA	

Data is stored in the internal registers on the low-to-high transition of the CLK input, provided that the appropriate CLKEN inputs are low. The A-to-B data transfer is synchronized to the CLKAB input, and B-to-A data transfer is synchronized with the CLK1BA and CLK2BA inputs.

The B outputs, which are designed to sink up to 12 mA, include 26- Ω resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH162525 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

SN74ALVCH162525 **18-BIT REGISTERED BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCES058A – NOVEMBER 1995 – REVISED NOVEMBER 1996

logic diagram (positive logic)





Function Tables

A-TO-B STORAGE (OEAB = L)								
INPUTS OUTPUT								
CLKENAB	Α	В						
н	Х	Х	в ₀ †					
L	\uparrow	L	L					
L	\uparrow	Н	Н					

[†] Output level before the indicated steady-state input conditions were established

B-TU-A STORAGE (UEDA = L)								
	INPUTS							
CLKENBA	CLK2BA	CLK1BA	SEL	В	Α			
н	Х	Х	Х	х	A0 [†]			
L	Ŷ	Х	н	L	L			
L	Ŷ	Х	н	н	н			
L	Ŷ	\uparrow	L	L	L‡			
L	\uparrow	\uparrow	L	н	н‡			

B-TO-A STORAGE (OEBA = L)

[†]Output level before the indicated steady-state input conditions were established

[‡] Three CLK1BA edges and one CLK2BA edge are needed to propagate data from B to A when SEL is low.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)§

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	
Output voltage range, V _O (see Notes 1 and 2)	
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	
Continuous current through V _{CC} or GND	
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3)	
	DL package 1.4 W
Storage temperature range, T _{stg}	

§ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.



SN74ALVCH162525 18-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES058A – NOVEMBER 1995 – REVISED NOVEMBER 1996

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
VCC	Supply voltage		2.3	3.6	V
v		V_{CC} = 2.7 V to 3.6 V	2		V
VIH	High-level input voltage	V_{CC} = 2.3 V to 2.7 V	1.7		v
\ /		V_{CC} = 2.7 V to 3.6 V		0.8	V
VIL	Low-level input voltage	V_{CC} = 2.3 V to 2.7 V		0.7	v
VI	Input voltage		0	VCC	V
Vo	Output voltage		0	VCC	V
		V _{CC} = 2.3 V		-12	
lон	High-level output current (A port)	$V_{CC} = 2.7 V$		-12	mA
		V _{CC} = 3 V		-24	
	Low-level output current (A port)	$V_{CC} = 2.3 V$		12	
IOL		$V_{CC} = 2.7 V$		12	mA
		$V_{CC} = 3 V$		24	
		$V_{CC} = 2.3 V$		-6	
ЮН	High-level output current (B port)	$V_{CC} = 2.7 V$		-8	mA
		$V_{CC} = 3 V$		-12	
		$V_{CC} = 2.3 V$		6	
IOL	Low-level output current (B port)	$V_{CC} = 2.7 V$		8	mA
		$V_{CC} = 3 V$		12	
Δt/Δv	Input transition rise or fall rate		0	10	ns/V
Тд	Operating free-air temperature		-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74ALVCH162525 **18-BIT REGISTERED BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCES058A – NOVEMBER 1995 – REVISED NOVEMBER 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST C	ONDITIONS	Vcc	MIN TYP [†]	MAX	UNIT	
	I _{OH} = −100 μA		2.3 V to 3.6 V	V _{CC} -0.2			
	I _{OH} = –6 mA,	V _{IH} = 1.7 V	2.3 V	2			
) (() = = ==()		V _{IH} = 1.7 V	2.3 V	1.7			
VOH (A port)	I _{OH} = -12 mA	V _{IH} = 2 V	2.7 V	2.2		V	
		V _{IH} = 2 V	3 V	2.4			
	I _{OH} = -24 mA,	V _{IH} = 2 V	3 V	2			
	I _{OH} = −100 μA		2.3 V to 3.6 V	V _{CC} -0.2			
V _{OH} (B port)	I _{OH} = -4 mA,	V _{IH} = 1.7 V	2.3 V	1.9			
	1	V _{IH} = 1.7 V	2.3 V	1.7		V	
	I _{OH} = -6 mA	V _{IH} = 2 V	3 V	2.4		V	
	I _{OH} = -8 mA,	V _{IH} = 2 V	2.7 V	2			
	I _{OH} = -12 mA,	V _{IH} = 2 V	3 V	2			
	l _{OL} = 100 μA		2.3 V to 3.6 V		0.2		
V _{OL} (A port)	I _{OL} = 6 mA,	V _{IL} = 0.7 V	2.3 V		0.4		
	1 10 1	V _{IL} = 0.7 V	2.3 V		0.7	V	
	I _{OL} = 12 mA	V _{IL} = 0.8 V	2.7 V		0.4		
	I _{OL} = 24 mA,	V _{IL} = 0.8 V	3 V		0.55		
	l _{OL} = 100 μA		2.3 V to 3.6 V		0.2		
	I _{OL} = 4 mA,	V _{IL} = 0.7 V	2.3 V		0.4		
V _{OL} (B port)		V _{IL} = 0.7 V	2.3 V		0.55	V	
	$I_{OL} = 6 \text{ mA}$	V _{IL} = 0.8 V	3 V		0.55	5 V	
	I _{OL} = 8 mA,	V _{IL} = 0.8 V	2.7 V		0.6		
	I _{OL} = 12 mA,	V _{IL} = 0.8 V	3 V		0.8		
lj –	V _I = V _{CC} or GND		3.6 V		±5	μΑ	
	V _I = 0.7 V		2.2.1/	45			
	V _I = 1.7 V		2.3 V	-45			
Ihold	V _I = 0.8 V		2.14	75		μA	
	V _I = 2 V		3 V	-75			
	$V_{1} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$		3.6 V		±500	1	
loz§	$V_{O} = V_{CC} \text{ or } GND$		3.6 V		±10	μA	
ICC	$V_{I} = V_{CC}$ or GND,	IO = 0	3.6 V		40	μΑ	
ΔICC	One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	3 V to 3.6 V		750	μA	
Ci Control inputs			3.3 V	3		pF	
C ₀ A or B ports	$V_{O} = V_{CC}$ or GND		3.3 V	7		pF	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] This is the bus-hold maximum dynamic current required to switch the input from one state to another.

 $\$ For I/O ports, the parameter IOZ includes the input leakage current.



SCES058A - NOVEMBER 1995 - REVISED NOVEMBER 1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature range (unless otherwise noted)

				VCC = 2.5 V ±0.2 V V _{CC} = 2.7 V		2.7 V	V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency		0	120	0	125	0	150	MHz
tw	Pulse duration, CLK high or	low	3.2		3.2		3		ns
		A data before CLKAB [↑]	1.3		1.3		1.3		
		B data before CLK2BA↑	2.1		1.8		1.7		ns
		B data before CLK1BA↑	1.3		1.2		1.1		
t _{su}	Setup time	SEL before CLK2BA↑	3.3		3.3		3.3		
		CLKENAB before CLKAB [↑]	2.1		1.9		1.6		
		CLKENBA before CLK1BA [↑]	2.7		2.5		2.1		
		CLKENBA before CLK2BA [↑]	2.7		2.5		2.2		
		A data after CLKAB↑	0.7		0.4		0.9		
		B data after CLK2BA↑	0.4		0		0.6		
		B data after CLK1BA↑	0.8		0.4		1		
th	Hold time	SEL after CLK2BA↑	0		0		0.1		ns
		CLKENAB after CLKAB1	0.1		0.3		0.3		
		CLKENBA after CLK1BA↑	0		0		0.1		
		CLKENBA after CLK2BA [↑]	0		0		0		

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.2	2.5 V 2 V	V _{CC} =	2.7 V	= V _{CC} ± 0.3	3.3 V 3 V	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX		
fmax			120		125		150		MHz
÷ .	CLKAB	В	1	6.1		5.4	1	4.7	ns
^t pd	CLK2BA	А	1	5.1		4.4	1	4.2	
	OEBA	А	1	6.6		6.1	1	5.1	
ten	OEAB	В	1	7.2		6.8	1	5.7	ns
4	OEBA	А	1	6.5		5.4	1	4.9	200
^t dis	OEAB	В	1	6.5		5.4	1	4.9	ns

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V		UNIT	
				TYP	ТҮР	
	Power dissipation capacitance	Outputs enabled	Ci = 50 pF. f = 10 MHz	160	160	۶F
C _{pd}	pd Power dissipation capacitance	Outputs disabled	C _L = 50 pF, f = 10 MHz	160	160	p r



SCES058A - NOVEMBER 1995 - REVISED NOVEMBER 1996



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



SCES058A - NOVEMBER 1995 - REVISED NOVEMBER 1996



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. tpLH and tpHL are the same as tpd.





IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated