SN74ALVCH162721 3.3-V 20-BIT FLIP-FLOP WITH 3-STATE OUTPUTS

SCES055B - DECEMBER 1995 - REVISED JULY 1997

	30E3033B - DECEMBER 1993 - RE				
 Member of the Texas Instruments Widebus™ Family 		or dl i (top vi	-	GE	
 EPIC ™ (Enhanced-Performance Implanted CMOS) Submicron Process 	OE [Q1 [56		
 Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required 	Q1 [Q2 [GND [3	55] [54] [53] (02	
 ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) 	Q3 [Q4 [V _{CC} [6 7	52 [[51] [50] \	⊃4 √ _{CC}	
 Latch-Up Performance Exceeds 250 mA Per JESD 17 	Q5 Q6 Q7	9 10	49] [48] [47] [D6 D7	
 Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors 	GND [Q8 [Q9 [12	46 0 45 0 44 0	D8	
 Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages 	Q10 [Q11 [Q12 [15 16	43] [42] [41] [D11 D12	
description	Q13 [GND [Q14 [18	40] [39] (38] [GND	
This 20-bit flip-flop is designed for low-voltage 2.3-V to 3.6-V V _{CC} operation.	Q15 [Q16 [20	37] [36] [D15	
The 20 flip-flops are edge-triggered D-type flip-flops with qualified clock storage. On the positive transition of the clock (CLK) input, the	V _{CC} [Q17 [Q18 [23	35 \ 34 [33 [D17	
device provides true data at the Q outputs if the clock-enable (CLKEN) input is low. If CLKEN is high, no data is stored.	GND [Q19 [Q20 [25 26	32 0 31 0 30 0	GND D19	
	_				

A buffered output-enable (\overline{OE}) input places the 20 outputs in either a normal logic state (high or low level) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The

NC – No	internal	connection
---------	----------	------------

NC 28

29

CLKEN

high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components. \overline{OE} does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN74ALVCH162721 3.3-V 20-BIT FLIP-FLOP WITH 3-STATE OUTPUTS SCES055B – DECEMBER 1995 – REVISED JULY 1997


description (continued)

The outputs, which are designed to sink up to 12 mA, include equivalent 26- Ω resistors to reduce overshoot and undershoot.

The SN74ALVCH162721 is characterized for operation from -40°C to 85°C.

	FUNCTION TABLE (each flip-flop)							
	INPUTS							
OE	CLKEN	CLK	D	Q				
L	Н	Х	Х	Q ₀				
L	L	\uparrow	Н	Н				
L	L	\uparrow	L	L				
L	L	L or H	Х	Q ₀				
н	х	Х	Х	Q ₀ Z				

logic diagram (positive logic)



To 19 Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1) Output voltage range, V _O (see Notes 1 and 2) Input clamp current, I _{IK} (V _I < 0) Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	
Continuous output current, I_O (V_O = 0 to V_{CC}) Continuous current through each V_{CC} or GND	±50 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51.



recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
VCC	Supply voltage		2.3	3.6	V
	High lovel input veltege	V_{CC} = 2.3 V to 2.7 V	1.7		V
VIH	High-level input voltage	V_{CC} = 2.7 V to 3.6 V	2		V
M.		V_{CC} = 2.3 V to 2.7 V		0.7	V
VIL	Low-level input voltage	V_{CC} = 2.7 V to 3.6 V		0.8	v
VI	Input voltage		0	VCC	V
VO	Output voltage		0	VCC	V
		V _{CC} = 2.3 V		-6	
ЮН	High-level output current	V _{CC} = 2.7 V		-8	mA
		V _{CC} = 3 V		-12	
		V _{CC} = 2.3 V		6	
IOL	Low-level output current	V _{CC} = 2.7 V		8	mA
		V _{CC} = 3 V		12	
$\Delta t/\Delta v$	Input transition rise or fall rate	•	0	10	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74ALVCH162721 3.3-V 20-BIT FLIP-FLOP WITH 3-STATE OUTPUTS

SCES055B - DECEMBER 1995 - REVISED JULY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST	CONDITIONS	Vcc	MIN	TYP†	MAX	UNIT
	I _{OH} = -100 μA		2.3 V to 3.6 V	V _{CC} -0.2			
VOH	$I_{OH} = -4 \text{ mA},$	V _{IH} = 1.7 V	2.3 V	1.9			
	I _{OH} = -6 mA	V _{IH} = 1.7 V	2.3 V	1.7			v
	OH = -0 III A	V _{IH} = 2 V	3 V	2.4			v
	I _{OH} = -8 mA,	V _{IH} = 2 V	2.7 V	2			
	I _{OH} = -12 mA,	VIH = 2 V	3 V	2			
	I _{OL} = 100 μA,		2.3 V to 3.6 V			0.2	
	I _{OL} = 4 mA,	V _{IL} = 0.7 V	2.3 V			0.4	
		V _{IL} = 0.7 V	2.3 V			0.55 V	V
VOL	I _{OL} = 6 mA	V _{IL} = 0.8 V	3 V			0.55	v
	I _{OL} = 8 mA,	V _{IL} = 0.8 V	2.7 V			0.6	
	I _{OL} = 12 mA,	V _{IL} = 0.8 V	3 V			0.8	
lj	$V_I = V_{CC}$ or GND		3.6 V			±5	μA
	V _I = 0.7 V		2.3 V	45			
	V _I = 1.7 V		2.3 V	-45			
l _{l(hold)}	V _I = 0.8 V		3 V	75			μA
	V _I = 2 V		3 V	-75			
	V _I = 0 to 3.6 V [‡]		3.6 V			±500	
I _{OZ}	V _O = V _{CC} or GND		3.6 V			±10	μA
ICC	V _I = V _{CC} or GND,	l _O = 0	3.6 V			40	μA
ΔICC		Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μA
Ci	$V_{I} = V_{CC} \text{ or } GND$		3.3 V		3.5		pF
C _{io}	$V_{O} = V_{CC}$ or GND		3.3 V		7		pF

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] This is the bus-hold maximum dynamic current required to switch the input from one state to another.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figures 1 and 2)

			۲ <mark>۰۵</mark> × V _{CC} =		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX		
fclock	Clock frequency		0	150	0	150	0	150	MHz	
tw	Pulse duration, CLK high or low	-	3.3		3.3		3.3		ns	
+	O store the s	Data before CLK↑	4		3.6		3.1		ns	
t _{su}	Setup time	CLKEN before CLK [↑]	3.4		3.1		2.7			
		Data after CLK↑	0		0		0			
th	Hold time	CLKEN after CLK [↑]	0		0		0		ns	



SN74ALVCH162721 3.3-V 20-BIT FLIP-FLOP WITH 3-STATE OUTPUTS SCES055B – DECEMBER 1995 – REVISED JULY 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V				V _{CC} = 3.3 V ± 0.3 V		UNIT
		(001101)	MIN	MAX	MIN	MAX	MIN	MAX			
fmax			150		150		150		MHz		
^t pd	CLK	Q	1	7.3		6.2	1	5.3	ns		
ten	OE	Q	1	7.7		7	1	5.8	ns		
^t dis	OE	Q	1	6.5		5.4	1	5	ns		

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER		TEST CON	TEST CONDITIONS				V _{CC} = 3.3 V ± 0.3 V TYP	UNIT
					ITF	ITF			
	C _{pd} Power dissipation capacitance Outputs enabled Outputs disabled CL =	C _I = 50 pF,	f = 10 MHz	55	59	рF			
Сро		Outputs disabled	CL = 50 pr,		46	49	рг		




SN74ALVCH162721 3.3-V 20-BIT FLIP-FLOP WITH 3-STATE OUTPUTS SCES055B – DECEMBER 1995 – REVISED JULY 1997

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 V \pm 0.2 V$ $_{\odot}$ 4.6 V **S**1 O Open **500** Ω From Output TEST **S1** $(\Lambda \Lambda)$ O GND **Under Test** Open ^tpd $C_L = 50 \text{ pF}$ 4.6 V tPLZ/tPZL **500** Ω (see Note A) GND tPHZ/tPZH LOAD CIRCUIT tw 2.3 V 2.3 V 1.2 V 1.2 V Input Timing 1.2 V 0 V Input 0 V **VOLTAGE WAVEFORMS** PULSE DURATION t_{su} th 2.3 V Data - 2.3 V 1.2 V 1.2 V **Output Control** Input 1.2 V 1.2 V 0 V (low-level enabling) – 0 V **VOLTAGE WAVEFORMS** SETUP AND HOLD TIMES tPZL -• tPLZ Output 2.3 V 2.3 V Waveform 1 1.2 V Input 1.2 V 1.2 V S1 at 4.6 V '_{OL} + 0.3 V VOL (see Note B) • 0 V ^tPZH ⁻ ► - ^tPHZ **tPLH** ^tPHL Output • Vон VOH Waveform 2 V_{OH} – 0.3 V 2 Output 1.2 V 1.2 V S1 at GND 0 V VOL (see Note B) **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES ENABLE AND DISABLE TIMES**

- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2.5 ns, t_f ≤ 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpl $_{7}$ and tpH $_{7}$ are the same as t_{dis}.
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms





- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2.5 ns, t_f ≤ 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpl γ and tpH γ are the same as t_{dis}.
 - F. tp_{ZL} and tp_{ZL} are the same as t_{en} .
 - G. tpLH and tpHL are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated