DGG OR DL PACKAGE Member of the Texas Instruments (TOP VIEW) Widebus ™ Family **EPIC**[™] (Enhanced-Performance Implanted 56 OE4 OE1 **CMOS) Submicron Process** 1B1 2 55 8B1 Bus Hold on Data Inputs Eliminates the 54 8B2 1B2 3 Need for External Pullup/Pulldown GND 4 53 GND Resistors 52 8B3 1B3 🛛 5 Latch-Up Performance Exceeds 250 mA Per 51 8B4 1B4 🛛 6 **JEDEC Standard JESD-17** 50 V_{CC} V_{CC} Ц 7 Package Options Include Plastic 300-mil 1A 🛛 8 49 8A Shrink Small-Outline (DL) and Thin Shrink 48 🛛 7B1 2B1 🛛 9 Small-Outline (DGG) Packages 47 **1** 7B2 2B2 || 10 46 GND GND [11 description 2B3 45 7B3 12 44 7B4 2В4 Г 13 The SN74ALVCH16344 is a 1-bit to 4-bit address 2A 🛛 14 43 🛛 7A driver used in applications where four separate 42 🛛 6A 3A 🛛 15 memory locations must be addressed by a single 3B1 [16 41 **1** 6B1 address. 3B2 40 6B2 17 To ensure the high-impedance state during power GND 39 GND 18 up or power down, \overline{OE} should be tied to V_{CC} 3B3 [38 🛛 6B3 19 through a pullup resistor; the minimum value of 37 🛛 6B4 3B4 120 the resistor is determined by the current-sinking 36 🛛 5A 4A 🛛 21 capability of the driver. 35 🛛 V_{CC} VccL 22 4B1 23 Active bus-hold circuitry is provided to hold 34 5B1 unused or floating inputs at a valid logic level. 4B2 24 33 5B2

The SN74ALVCH16344 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16344 is characterized for operation from -40° C to 85°C.

FUNCTION TABLE

INP	UTS	OUTPUT
OE	Α	BN
L	Н	Н
L	L	L
н	Н	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

32 GND

31 5B3

30 5B4

29 OE3

GND [

4B3 26

4B4 27

OE2 28

25

SN74ALVCH16344 1-TO-4 ADDRESS DRIVER WITH 3-STATE OUTPUTS SCES054B – SEPTEMBER 1995 – REVISED NOVEMBER 1996

logic diagram (positive logic)





SN74ALVCH16344 1-TO-4 ADDRESS DRIVER WITH 3-STATE OUTPUTS SCES054B – SEPTEMBER 1995 – REVISED NOVEMBER 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 4.6 V
Input voltage range, V _{I:} Except I/O ports (see Note 1)	–0.5 V to 4.6 V
I/O ports (see Notes 1 and 2)	–0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Notes 1 and 2)	-0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through each V _{CC} or GND	
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DGG package	
	1.4 W
Storage temperature range, T _{stg}	

⁺ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This value is limited to 4.6 V maximum.
- 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
VCC	Supply voltage		2.3	3.6	V	
	Lieb lovel input veltage	V_{CC} = 2.3 V to 2.7 V	1.7		V	
VIH	High-level input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$	2		v	
V		V_{CC} = 2.3 V to 2.7 V		0.7	V	
VIL	Low-level input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8	v	
٧I	Input voltage		0	VCC	V	
VO	Output voltage		0	VCC	V	
		V _{CC} = 2.3 V		-12	2	
ЮН	High-level output current	$V_{CC} = 2.7 V$		-12	mA	
		V _{CC} = 3 V		-24		
		V _{CC} = 2.3 V		12		
IOL	Low-level output current	V _{CC} = 2.7 V		12	mA	
	V _{CC} = 3 V			24		
$\Delta t/\Delta v$	Input transition rise or fall rate		0	10	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74ALVCH16344 **1-TO-4 ADDRESS DRIVER** WITH 3-STATE OUTPUTS SCES054B – SEPTEMBER 1995 – REVISED NOVEMBER 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CO	ONDITIONS	VCC	MIN	TYP†	MAX	UNIT	
		I _{OH} = –100 μA		2.3 V to 3.6 V	V _{CC} -0.2				
		I _{OH} = –6 mA,	VIH = 1.7 V	2.3 V	2				
			V _{IH} = 1.7 V	2.3 V	1.7			V	
VOH		I _{OH} = -12 mA	V _{IH} = 2 V	2.7 V	2.2			v	
			V _{IH} = 2 V	3 V	2.4				
		I _{OH} = -24 mA,	V _{IH} = 2 V	3 V	2				
		l _{OL} = 100 μA		2.3 V to 3.6 V			0.2		
		I _{OL} = 6 mA,	V _{IL} = 0.7 V	2.3 V			0.4		
VOL		1	V _{IL} = 0.7 V	2.3 V			0.7	V	
		I _{OL} = 12 mA	V _{IL} = 0.8 V	2.7 V			0.4		
		I _{OL} = 24 mA,	V _{IL} = 0.8 V	3 V			0.55		
lj		V _I = V _{CC} or GND		3.6 V			±5	μA	
		V _I = 0.7 V		2.3 V	45				
		V _I = 1.7 V		2.3 V	-45			μA	
II(hold))	V _I = 0.8 V		3 V	75				
		V _I = 2 V		3 V	-75				
		V _I = 0 to 3.6 V [‡]	3.6 V			±500			
I _{OZ}		$V_{O} = V_{CC}$ or GND		3.6 V			±10	μA	
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μA	
∆ICC		One input at V _{CC} – 0.6 V,	Other inputs at V_{CC} or GND	3 V to 3.6 V			750	μA	
~	Control inputs			0.0.1/		2.5		5 5	
Ci	Data inputs	$V_I = V_{CC}$ or GND		3.3 V		3.5		pF	
Co	Outputs	V _I = V _{CC} or GND		3.3 V		4		pF	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] This is the bus-hold maximum dynamic current required to switch the input from one state to another.



SN74ALVCH16344 **1-TO-4 ADDRESS DRIVER** WITH 3-STATE OUTPUTS

SCES054B - SEPTEMBER 1995 - REVISED NOVEMBER 1996

switching characteristics over recommended ranges of supply voltage and operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	ТО (ОИТРИТ)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
	(INFOT)		MIN	MAX	MIN	MAX	MIN	MAX	
^t pd	A	В	1.3	5.2		4.6	1.4	4	ns
^t en	OE	В	1.1	6.7		6.2	1.2	5.1	ns
^t dis	OE	В	1.5	5.3		4.4	1.2	4	ns
^t sk(o) [†]								0.35	ns
^t sk(o) [‡]								0.5	ns

[†] Skew between outputs of same bank and same package (same transition). This parameter is warranted but not production tested.

\$ Skew between outputs of all banks and same package (A1 through A8 tied together). This parameter is warranted but not production tested.

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST CONI	DITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT	
						ТҮР		
C	Outputs enabled		f = 10 MHz	68	84	pF		
Cpd	C _{pd} Power dissipation capacitance	Outputs disabled	C _L = 50 pF,		11	14	рг	



SN74ALVCH16344 **1-TO-4 ADDRESS DRIVER** WITH 3-STATE OUTPUTS

SCES054B - SEPTEMBER 1995 - REVISED NOVEMBER 1996



- NOTES: A. CI includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2.5 ns. t_f \leq 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - Ε. tpl 7 and tpH7 are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tPHL and tPLH are the same as tpd.







B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2.5 ns, t_f ≤ 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .

F. t_{PZL} and t_{PZH} are the same as t_{en} .

G. tPHL and tPLH are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated