#### SN74ALVCH16835 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES053A - SEPTEMBER 1995 - REVISED NOVEMBER 1996

		_
<ul> <li>Member of the Texas Instruments Widebus™ Family</li> </ul>	DGG OR DL PACKAGE (TOP VIEW)	
<ul> <li>EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) Submicron Process</li> </ul>	NC 1 56 GND NC 2 55 NC	
<ul> <li>Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors</li> </ul>	Y1 0 3 54 A1 GND 4 53 GND	
<ul> <li>ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)</li> </ul>	Y2 5 52 A2 Y3 6 51 A3 V <sub>CC</sub> 7 50 V <sub>CC</sub> Y4 8 49 A4	
<ul> <li>Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17</li> </ul>	Y5 🗍 9 48 🗍 A5 Y6 🗍 10 47 🗍 A6	
<ul> <li>Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages</li> </ul>	GND [ 11 46 ] GND Y7 [ 12 45 ] A7 Y8 [ 13 44 ] A8	
description	Y9 [ 14 43 ] A9 Y10 [ 15 42 ] A10 Y11 [ 16 41 ] A11	
This 18-bit universal bus driver is designed for 2.3-V to 3.6-V V <sub>CC</sub> operation.	Y12 [ 17 40 ] A12 GND [ 18 39 ] GND	
Data flow from A to Y is controlled by the output-enable ( $\overline{OE}$ ). The device operates in the transportant mode when the later enable ( $I_{\overline{D}}$ )	Y13   19 38   A13 Y14   20 37   A14 Y15   21 36   A15	
transparent mode when the latch-enable (LE) input is high. The A data is latched if the clock (CLK) input is held at a high or low logic level. If LE	Y15 [ 21 36 ] A15 V <sub>CC</sub> [ 22 35 ] V <sub>CC</sub> Y16 [ 23 34 ] A16	
is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLK. When OE is high, the outputs are in the high-impedance state.	Y17 [ 24 33 ] A17 GND [ 25 32 ] GND Y18 [ 26 31 ] A18	

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

NC - No internal connection

29

30 CLK

GND

OE 27

LE

28

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16835 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16835 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

## SN74ALVCH16835 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES053A - SEPTEMBER 1995 - REVISED NOVEMBER 1996

#### **FUNCTION TABLE** INPUTS OUTPUT Υ OE LE CLK Α Х Ζ Н Х Х L н Х L L Х Н L н н L î L L L

L

L

L	$\uparrow$	н	н
L	Н	Х	Y0 <sup>†</sup>
L	L	х	Y0‡

<sup>†</sup> Output level before the indicated steady-state input conditions were established, provided that CLK is high before LE goes low

<sup>‡</sup>Output level before the indicated steady-state input conditions were established

#### logic symbol§



§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



To Seventeen Other Channels

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	
Input voltage range, V <sub>I</sub> (see Note 1)	
Output voltage range, V <sub>O</sub> (see Notes 1 and 2)	–0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see N	lote 3): DGG package 1 W
	DL package 1.4 W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 2. This value is limited to 4.6 V maximum.
    - 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.



## recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
VCC	Supply voltage		2.3	3.6	V	
V	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		v	
VIH		$V_{CC} = 2.7 V \text{ to } 3.6 V$	2		v	
\/	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
VIL	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$			0.8	v	
٧ <sub>I</sub>	Input voltage		0	VCC	V	
VO	Output voltage		0	VCC	V	
	High-level output current	V <sub>CC</sub> = 2.3 V		-12		
ЮН		V <sub>CC</sub> = 2.7 V		-12	mA	
		$V_{CC} = 3 V$		-24		
		V <sub>CC</sub> = 2.3 V		12		
IOL	Low-level output current	V <sub>CC</sub> = 2.7 V		12	12 mA	
		V <sub>CC</sub> = 3 V		24		
$\Delta t/\Delta v$	Input transition rise or fall rate		0	10	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



PA	RAMETER	TES	<b>F</b> CONDITIONS	VCC	MIN	TYP†	MAX	UNIT	
		I <sub>OH</sub> = -100 μA		2.3 V to 3.6 V	V <sub>CC</sub> -0.2				
		I <sub>OH</sub> =6 mA,	VIH = 1.7 V	2.3 V	2				
			VIH = 1.7 V	2.3 V	1.7			v	
VOH		I <sub>OH</sub> = -12 mA	V <sub>IH</sub> = 2 V	2.7 V	2.2			v	
			V <sub>IH</sub> = 2 V	3 V	2.4				
		I <sub>OH</sub> = -24 mA,	V <sub>IH</sub> = 2 V	3 V	2				
		I <sub>OL</sub> = 100 μA		2.3 V to 3.6 V			0.2		
		I <sub>OL</sub> = 6 mA,	V <sub>IL</sub> = 0.7 V	2.3 V			0.4		
VOL		1	VIL = 0.7 V	2.3 V			0.7	V	
	I <sub>OL</sub> = 12 mA	VIL = 0.8 V	2.7 V			0.4			
		I <sub>OL</sub> = 24 mA,	VIL = 0.8 V	3 V			0.55		
lj		V <sub>I</sub> = V <sub>CC</sub> or GND		3.6 V			±5	μA	
		V <sub>I</sub> = 0.7 V		2.3 V	45				
		V <sub>I</sub> = 1.7 V		2.3 V	-45				
II(hold)		V <sub>I</sub> = 0.8 V		3 V	75			μA	
. ,		V <sub>I</sub> = 2 V		3 V	-75				
		$V_{I} = 0$ to 3.6 V <sup>‡</sup>		3.6 V			±500		
I <sub>OZ</sub>		$V_{O} = V_{CC}$ or GND		3.6 V			±10	μΑ	
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μA	
∆ICC		One input at V <sub>CC</sub> – 0.6	V, Other inputs at $V_{CC}$ or GND	3 V to 3.6 V			750	μA	
	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND		3.3 V		3.5		-5	
Ci	Data inputs	$V_I = V_{CC}$ or GND		3.3 V		6		pF	
C <sub>io</sub>	Outputs	$V_{O} = V_{CC}$ or GND		3.3 V		7		pF	

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

<sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C. <sup>‡</sup> This is the bus-hold maximum dynamic current required to switch the input from one state to another.

#### timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			V <sub>CC</sub> = 2.5 V ± 0.2 V		V V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX		
fclock	f <sub>clock</sub> Clock frequency		0	150	0	150	0	150	MHz	
	Pulse duration	LE high	3.3		3.3		3.3			
tw		CLK high or low	3.3		3.3		3.3		ns	
		Data before CLK↑	2.2		2.1		1.7			
t <sub>su</sub>	Setup time	Data before LE↓, CLK high	1.9		1.6		1.5		ns	
		Data before LE↓, CLK low	1.3		1.1		1			
th	Hold time	Data after CLK↑	0.6		0.6		0.7		ns	
	Hold time	Data after LE $\downarrow$ , CLK high or low	1.4		1.7		1.4			



# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	ТО (OUTPUT)	$\begin{array}{c} \text{V}_{\text{CC}} = 2.5 \text{ V} \\ \pm 0.2 \text{ V} \end{array}$		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT	
		(001F01)	MIN	MAX	MIN	MAX	MIN	MAX		
fmax			150		150		150		MHz	
	А			1.3	5.0		4.2	1	3.6	
<sup>t</sup> pd	LE	Y	1.8	5.8		4.9	1.3	4.2	ns	
	CLK		1.9	6.3		5.2	1.4	4.5		
t <sub>en</sub>	OE	Y	1.5	6.3		5.6	1.1	4.6	ns	
<sup>t</sup> dis	OE	Y	2.1	5.2		4.3	1.3	3.9	ns	

### operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST CONDITIONS		$\begin{array}{c} \text{V}_{\text{CC}} = 2.5 \text{ V} \\ \pm \text{ 0.2 V} \end{array}$	$V_{CC}$ = 3.3 V $\pm$ 0.3 V	UNIT	
					ТҮР	TYP		
	Power dissipation capacitance	Outputs enabled	C <sub>1</sub> = 50 pF,	f = 10 MHz	26	31	۶F	
Cpd	Power dissipation capacitance	Outputs disabled	CL = 50 pr,		12	14	рг	



PARAMETER MEASUREMENT INFORMATION  $V_{CC}$  = 2.5 V  $\pm$  0.2 V O 4.6 V S1 TEST **S**1 O Open **500** Ω From Output Open tpd **Under Test** O GND tPLZ/tPZL 4.6 V  $C_1 = 30 \, pF$ GND **500** Ω tPHZ/tPZH (see Note A) LOAD CIRCUIT tw 2.3 V 1.2 V 1.2 V Input 2.3 V Timing 1.2 V 0 V Input 0 V **VOLTAGE WAVEFORMS** PULSE DURATION tsu th 2.3 V Data • 2.3 V 1.2 V . 1.2 V Input **Output Control** 0 V .2 V .2 V (low-level enabling) VOLTAGE WAVEFORMS - 0 V SETUP AND HOLD TIMES tPZL<sup>-</sup> - tPLZ Output 2.3 V 2.3 V Waveform 1 1 2 V 1.2 V 1.2 V S1 at 4.6 V V<sub>OL</sub> + 0.3 V Input (see Note B) VOL 0 V - tPHZ tPZH -<sup>t</sup>PLH <sup>t</sup>PHL Output – Vон Vон Waveform 2 V<sub>OH</sub> – 0.3 V 1.2 V Output 1.2 V 1.2 V S1 at GND 0 V VOL (see Note B) **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES ENABLE AND DISABLE TIMES** 

- NOTES: A. CL includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
     C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω, t<sub>f</sub> ≤ 2.5 ns, t<sub>f</sub> ≤ 2.5 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tp<sub>I 7</sub> and tp<sub>HZ</sub> are the same as  $t_{dis}$ .
  - F. tpzL and tpzH are the same as  $t_{en}$ .
  - G. tpHL and tpLH are the same as  $t_{pd}$ .

#### Figure 1. Load Circuit and Voltage Waveforms



## SN74ALVCH16835 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES053A - SEPTEMBER 1995 - REVISED NOVEMBER 1996





NOTES: A. CI includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
   C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω, t<sub>f</sub> ≤ 2.5 ns, t<sub>f</sub> ≤ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tPLZ and tPHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tPHL and tPLH are the same as tpd.

#### Figure 2. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated