SCES050E - AUGUST 1995 - REVISED JULY 1997

- Member of the Texas Instruments
 Widebus™ Family
- EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- All Outputs Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV), and 300-mil Shrink Small-Outline (DL) Packages


description

This 12-bit to 24-bit registered bus exchanger is designed for 2.3-V to 3.6-V V_{CC} operation.

The SN74ALVCHR162269A is used in applications where two separate ports must be multiplexed onto, or demultiplexed from, a single port. It is particularly suitable as an interface between synchronous DRAMs and high-speed microprocessors.

Data is stored in the internal B-port registers on the low-to-high transition of the clock (CLK) input when the appropriate clock enable (CLKENA)

DGG, DGV, OR DL PACKAGE (TOP VIEW)



NC - No internal connection

inputs are low. Proper control of these inputs allows two sequential 12-bit words to be presented as a 24-bit word on the B port. For data transfer in the B-to-A direction, a single storage register is provided. The select (\overline{SEL}) line selects 1B or 2B data for the A outputs. The register on the A output permits the fastest possible data transfer, thus extending the period during which the data is valid on the bus. The control terminals are registered so that all transactions are synchronous with CLK. Data flow is controlled by the active-low output enables $(\overline{OEA}, \overline{OEB1},$ and $\overline{OEB2})$.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.



SCES050E - AUGUST 1995 - REVISED JULY 1997

description (continued)

To ensure the high-impedance state during power up or power down, a clock pulse should be applied as soon as possible and \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Due to \overline{OE} being routed through a register, the active state of the outputs cannot be determined prior to the arrival of the first clock pulse.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

All outputs are designed to sink up to 12 mA and include equivalent $26-\Omega$ resistors to reduce overshoot and undershoot.

The SN74ALVCHR162269A is characterized for operation from -40°C to 85°C.

Function Tables OUTPUT ENABLE

	INPUTS		OUT	PUTS
CLK	OEA	OEB	Α	1B, 2B
1	Н	Н	Z	Z
1	Н	L	Z	Active
1	L	Н	Active	Z
1	1	- 1	Active	Activo

A-TO-B STORAGE ($\overline{OEB} = L$)

	INPUTS			OUTI	PUTS
CLKENA1	CLKENA2	CLK	Α	1B	2B
L	Н	↑	L	L	2B ₀ †
L	Н	\uparrow	Н	Н	2B ₀ †
L	L	\uparrow	L	L	L
L	L	\uparrow	Н	Н	Н
Н	L	\uparrow	L	1B ₀ †	L
Н	L	\uparrow	Н	1B ₀ †	Н
Н	Н	Χ	Χ	1B ₀ †	2B ₀ †

[†]Output level before the indicated steady-state input conditions were established


B-TO-A STORAGE ($\overline{OEA} = L$)

	INPUTS						
CLK	SEL	1B	2B	Α			
Х	Н	Χ	Χ	A ₀ †			
Х	L	Χ	X	А _О † А _О †			
1	Н	L	X	L			
1	Н	Н	X	Н			
1	L	Χ	L	L			
1	L	Χ	Н	Н			

[†] Output level before the indicated steady-state input conditions were established



logic diagram (positive logic)





SCES050E - AUGUST 1995 - REVISED JULY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}	–0.5 V to 4.6 V
Input voltage range, V _I : Except I/O ports (see Note 1)	
I/O ports (see Notes 1 and 2)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, V _O (see Notes 1 and 2)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 3): DGG package	81°C/W
DGV package	86°C/W
DL package	74°C/W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This value is limited to 4.6 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vcc	Supply voltage		2.3	3.6	V
VIH	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		1.7		V
VIH	High-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		V
\/	Low level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
VIL	Low-level input voltage VCC = 2.7 V to 3.6 V			0.8	V
٧ _I	Input voltage		0	VCC	V
٧o	Output voltage		0	VCC	V
		$V_{CC} = 2.3 \text{ V}$		-6	
Iон	High-level output current	$V_{CC} = 2.7 \text{ V}$		-8	mA
		V _{CC} = 3 V		-12	
		$V_{CC} = 2.3 \text{ V}$		6	
lOL	Low-level output current	$V_{CC} = 2.7 \text{ V}$		8	mA
		V _{CC} = 3 V		12	
Δt/Δν	Input transition rise or fall rate		0	10	ns/V
T _A	Operating free-air temperature		-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SCES050E - AUGUST 1995 - REVISED JULY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAI	RAMETER	TEST Co	ONDITIONS	VCC	MIN	TYP†	MAX	UNIT
		I _{OH} = -100 μA		2.3 V to 3.6 V	V _{CC} -0.2			
l F	Jan - 4 m4	V _{IH} = 1.7 V	2.3 V	1.9				
		$I_{OH} = -4 \text{ mA}$	V _{IH} = 2 V	2.7 V	2.2			
Vон		lau - 6 mA	V _{IH} = 1.7 V	2.3 V	1.7			V
		$I_{OH} = -6 \text{ mA}$	V _{IH} = 2 V	3 V	2.4			
		$I_{OH} = -8 \text{ mA},$	V _{IH} = 2 V	2.7 V	2			
		$I_{OH} = -12 \text{ mA},$	V _{IH} = 2 V	3 V	2		0.2 0.4 0.4 0.55 0.6 0.8 ±5 ±500 ±10 40	
		I _{OL} = 100 μA		2.3 V to 3.6 V			0.2	
		I _{OL} = 4 mA	V _{IL} = 0.7 V	2.3 V			0.4	
		IOL = 4 IIIA	V _{IL} = 0.8 V	2.7 V			0.4	
VOL		I. 6 m A	V _{IL} = 0.7 V	2.3 V			0.55	V
		IOL = 6 mA	V _{IL} = 0.8 V	3 V			0.55	
		I _{OL} = 8 mA,	V _{IL} = 0.8 V	2.7 V			0.6	
		I _{OL} = 12 mA,	V _{IL} = 0.8 V	3 V			0.8	
lį		$V_I = V_{CC}$ or GND		3.6 V			±5	μΑ
		V _I = 0.7 V		2.3 V	45			
		V _I = 1.7 V		2.3 V	-45			
I _{I(hold)}		V _I = 0.8 V		3 V	75			μΑ
		V _I = 2 V] 3 V	-75			
		$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$		3.6 V			±500	
loz§		$V_O = V_{CC}$ or GND		3.6 V			±10	μΑ
Icc		$V_I = V_{CC}$ or GND,	I _O = 0	3.6 V			40	μΑ
∆lcc		One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μΑ
Ci	Control inputs	$V_I = V_{CC}$ or GND		3.3 V		5		pF
C _{io}	A or B ports	$V_O = V_{CC}$ or GND		3.3 V		8.5		pF

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. ‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another. § For I/O ports, the parameter I_{OZ} includes the input leakage current.

SCES050E - AUGUST 1995 - REVISED JULY 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			V _{CC} =		V _{CC} =	2.7 V	V _{CC} =		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock freque	ncy	0	95	0	115	0	135	0	135	MHz
t _W	Pulse duration	on, CLK high or low	5.2		4.3		3.3		3.3		ns
		A data before CLK↑	1.4		1.4		0.9		1		
t _{su}	Setup time	B data before CLK↑	1.6		1.5		1		1.1		
		SEL before CLK↑	0.8		1.1		1.3		1.3		ns
		CLKENA1 or CLKENA2 before CLK↑	0.8		1		0.7		0.8		
		OE before CLK↑	1.7		1.6		1.1		1.2	± 0.3 V MIN MAX 0 135 3.3 1 1.1 1.3 0.8 1.2 1.2 1 1.7 1.6	
		A data after CLK↑	0.9		0.9		1.1		1.2		
		B data after CLK↑	0.8		0.6		0.8		1		
t _h	Hold time	SEL after CLK↑	1.1		0.8		1.6		1.7		ns
		CLKENA1 or CLKENA2 after CLK↑	1.4		1		1.4		1.6		
t _W		OE after CLK↑	0.9		0.8		1		1.2		


switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)			V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.15 V		V _{CC} = 3.3 V ± 0.3 V	
	(INFOT)	(INFO1) (OUTFO1)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			95		115		135		135		MHz
4 .	CLK	В	2.3	7.7		6.9	2.3	5.6	2.2	5.8	ns
^t pd		Α	1.9	6.4		5.8	2	5	2	5.2	
	CLK	В	2.5	7.7		6.9	2.3	5.6	2.3	5.8	ns
^t en		Α	2.2	6.7		6	2.1	5.2	2.1	5.3	116
^t dis	CLK	В	3.3	8.1		6.7	2.3	5.8	2.4	6	
		А	2.7	8		6.2	2.2	5.9	2.1	6	ns

operating characteristics, T_A = 25°C

PARAMETER			TEST CONDITIONS		TEST CONDITIONS		V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.15 V	UNIT
					TYP	TYP			
C		Outputs enabled	C 0	142	172	pF			
C _{pd}	Power dissipation capacitance	Outputs disabled	$C_L = 0$,	f = 10 MHz	115	129	p⊦		

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq 2.5$ ns, $t_f \leq 2.5$ ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F. tpZL and tpZH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

SCES050E - AUGUST 1995 - REVISED JULY 1997

PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.7 V AND 3.3 V \pm 0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F. tpZL and tpZH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated