SCES039A - JULY 1995 - REVISED NOVEMBER 1996

- Member of the Texas Instruments
 Widebus™ Family
- EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 18-bit buffer and line driver is designed for 2.3-V to 3.6-V V_{CC} operation.

This SN74ALVCH16825 improves the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as two 9-bit buffers or one 18-bit buffer. It provides true data.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable (OE1 or OE2) input is high, all nine affected outputs are in the high-impedance state.

DGG OR DL PACKAGE (TOP VIEW)

			1 1			
10E1		1	\cup	56		10E2
1Y1		2		55	þ	1A1
1Y2		3		54	þ	1A2
GND		4		53		GND
1Y3		5		52		1A3
1Y4		6		51	0	1A4
V_{CC}		7		50		V_{CC}
1Y5		8		49		1A5
1Y6	Ì	9		48		1A6
1Y7	Ц	10		47		1A7
GND		11		46		GND
1Y8		12		45		1A8
1Y9	D	13		44		1A9
GND				43		GND
GND	d			42		GND
2Y1		16		41		2A1
2Y2		17		40		2A2
GND		18		39		GND
2Y3		19		38		2A3
2Y4		20		37		2A4
2Y5		21		36		2A5
V_{CC}	q	22		35		V_{CC}
2Y6		23		34		2A6
2Y7		24		33		2A7
GND		25		32	0	GND
2Y8	D	26		31		2A8
2Y9		27		30		2A9
2 <mark>0E1</mark>	D	28		29		2OE2
	ı	1			•	

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating inputs at a valid logic level.

The SN74ALVCH16825 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16825 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC and Widebus are trademarks of Texas Instruments Incorporated.




FUNCTION TABLE (each 9-bit section)

	INPUTS	OUTPUT	
OE1	OE2	Α	Y
L	L	L	L
L	L	Н	Н
Н	X	Χ	Z
Х	Н	Χ	Z


logic symbol†



logic diagram (positive logic)



To Eight Other Channels



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCES039A - JULY 1995 - REVISED NOVEMBER 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	
Output voltage range, VO (see Notes 1 and 2)	0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Maximum power dissipation at T _A = 55°C (in still air) (see Note	3): DGG package 1 W
	DL package 1.4 W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This value is limited to 4.6 V maximum.
 - 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vcc	Supply voltage		2.3	3.6	V
VIH	V _{CC} = 2.3 V to 2.7 V		1.7		V
	High-level input voltage	V _{CC} = 2.7 V to 3.6 V			V
V_{IL}	V _{CC} = 2.3 V to 2.7 V			0.7	V
	Low-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	V
٧ _I	Input voltage		0	VCC	V
٧o	Output voltage		0	VCC	V
		V _{CC} = 2.3 V		-12	
IOH	High-level output current	V _{CC} = 2.7 V		-12	mA
		V _{CC} = 3 V		-24	
		V _{CC} = 2.3 V		12	
lOL	Low-level output current	V _{CC} = 2.7 V		12	mA
		V _{CC} = 3 V		24	
Δt/Δν	Input transition rise or fall rate		0	10	ns/V
T _A	Operating free-air temperature		-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAI	RAMETER	TEST CO	NDITIONS	VCC	MIN	TYP [†]	MAX	UNIT	
		I _{OH} = -100 μA	2.3 V to 3.6 V	V _{CC} -0.	2				
		$I_{OH} = -6 \text{ mA},$	V _{IH} = 1.7 V	2.3 V	2				
V		V _{IH} = 1.7 V	2.3 V	1.7			V		
VOH		$I_{OH} = -12 \text{ mA}$	V _{IH} = 2 V	2.7 V	2.2			V	
			V _{IH} = 2 V	3 V	2.4				
		$I_{OH} = -24 \text{ mA},$	V _{IH} = 2 V	3 V	2				
		I _{OL} = 100 μA		2.3 V to 3.6 V			0.2		
		$I_{OL} = 6 \text{ mA},$	$V_{IL} = 0.7 V$	2.3 V			0.4		
VOL		lo. – 12 mA	V _{IL} = 0.7 V	2.3 V			0.7	V	
		I _{OL} = 12 mA	V _{IL} = 0.8 V	2.7 V	0.4		0.4		
		I _{OL} = 24 mA,	V _{IL} = 0.8 V	3 V			0.55		
lį		$V_I = V_{CC}$ or GND		3.6 V			±5	μΑ	
		V _I = 0.7 V		2.3 V	45				
		V _I = 1.7 V		2.3 V	-45				
I _{I(hold)}		V _I = 0.8 V		3 V	75			μА	
		V _I = 2 V		3 V	-75				
		$V_{\parallel} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$		3.6 V			±500		
loz		$V_O = V_{CC}$ or GND		3.6 V			±10	μΑ	
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μΑ	
∆lcc		One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μΑ	
C	Control inputs	VI - Voo or GND		227		3.5		nE.	
Ci	Data inputs	V _I = V _{CC} or GND		3.3 V		6		pF	
Co	Outputs	$V_O = V_{CC}$ or GND		3.3 V		7.5		pF	

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT	
	(INPUT)		MIN	MAX	MIN	MAX	MIN	MAX		
	^t pd	А	Υ	1	4.7		3.9	1	3.4	ns
	t _{en}	ŌĒ	Υ	1	6.5		5.7	1	4.7	ns
	^t dis	ŌĒ	Υ	1.9	5.8		4.9	1.3	4.5	ns


operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER		TEST CONDITIONS	V_{CC} = 2.5 V \pm 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT	
				TYP	TYP		
C _{pd} Pc	Dower discinction conscitones	Outputs enabled	C _L = 50 pF, f = 10 MHz	16	18	pF	
	Power dissipation capacitance	Outputs disabled		4	6	þΓ	



 $[\]bar{T}$ Typical values are measured at V_{CC} = 3.3 V, T_A = 25°C. \bar{T} This is the bus-hold maximum dynamic current required to switch the input from one state to another.

PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.5 V \pm 0.2 V




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \,\Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzI and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.7 V AND 3.3 V \pm 0.3 V



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated