SCES038A - JULY 1995 - REVISED NOVEMBER 1996

 Member of the Texas Instruments Widebus ™ Family 	DGG OR DL I (TOP VI	
 EPIC ™ (Enhanced-Performance Implanted CMOS) Submicron Process 		56] 1CLK 55] 1CLKEN
 ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) 	1Q1 [3 GND [4 1Q2 [5	54] 1D1 53] GND 52] 1D2
 Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17 	1Q3	51] 1D3 50] V _{CC} 49] 1D4
 Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors 	1Q5 [9 1Q6 [10 GND [11	48] 1D5 47] 1D6 46] GND
 Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages 	1Q7 [] 12 1Q8 [] 13 1Q9 [] 14	45] 1D7 44] 1D8 43] 1D9
description	2Q1 15 2Q2 16	42 2D1 41 2D2
This 18-bit bus-interface flip-flop is designed for 2.3-V to 3.6-V V_{CC} operation.	2Q3 [17 GND [18 2Q4 [19	40 2D3 39 GND 38 2D4
The SN74ALVCH16823 features 3-state outputs designed specifically for driving highly capacitive	2Q5 20 2Q6 21	37 2D5 36 2D6
or relatively low-impedance loads. This device is particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with	V _{CC} [22 2Q7 [23 2Q8 [24	35 V _{CC} 34 2D7 33 2D8
parity, and working registers.	GND 25	32 GND

The SN74ALVCH16823 can be used as two 9-bit flip-flops or one 18-bit flip-flop. With the clock-enable (\overline{CLKEN}) input low, the D-type flip-flops enter data on the low-to-high transitions of the clock. Taking \overline{CLKEN} high disables the clock buffer, thus latching the outputs. Taking the clear (\overline{CLR}) input low causes the Q outputs to go low independently of the clock.

A buffered output-enable (\overline{OE}) input can be used to place the nine outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable (\overline{OE}) input does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

31 2D9

29

27

30 2CLKEN

2CLK

SN74ALVCH16823 18-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS SCES038A – JULY 1995 – REVISED NOVEMBER 1996

description (continued)

The SN74ALVCH16823 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16823 is characterized for operation from -40°C to 85°C.

(each s-bit hip-hop)							
	INPUTS						
OE	CLR	CLKEN	CLK	D	Q		
L	L	Х	Х	х	L		
L	Н	L	\uparrow	Н	н		
L	Н	L	\uparrow	L	L		
L	Н	L	L	Х	Q ₀		
L	Н	н	Х	Х	Q ₀		
Н	Х	Х	Х	Х	Z		

FUNCTION TABLE (each 9-bit flip-flop)



logic symbol[†]


1 <mark>0E</mark>	2	EN1		
	1	R2		
1CLKEN	55	- G3		
1CLK	56	-> 3C4		
20E	27	EN5		
20E 2CLR	28	- R6		
2CLR 2CLKEN	30	G7		
	29			
2CLK		- > 7C8 	J	
1D1	54	4D 1, 2 ▽	3	1Q1
1D2	52	-	5	1Q2
1D3	51		6	1Q3
1D4	49		8	1Q4
1D5	48		9	1Q5
1D6	47		10	1Q6
1D7	45		12	1Q7
1D7	44		13	1Q8
1D9	43		14	1Q9
2D1	42	- 8D 5.6 ▽	15	
2D1 2D2	41	8D 5,6 ▽	16	2Q1
	40		17	2Q2
2D3	38		19	2Q3
2D4	37		20	2Q4
2D5	36]	21	2Q5
2D6	34	 	23	2Q6
2D7	33	1	24	2Q7
2D8	31	1	26	2Q8
2D9				2Q9

 † This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SN74ALVCH16823 18-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS SCES038A – JULY 1995 – REVISED NOVEMBER 1996

logic diagram (positive logic)



To Eight Other Channels



SCES038A - JULY 1995 - REVISED NOVEMBER 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC} Input voltage range, V_I (see Note 1) Output voltage range, V_O (see Notes 1 and 2) Input clamp current, I_{IK} ($V_I < 0$) Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) Continuous output current, I_O ($V_O = 0$ to V_{CC})	$\begin{array}{c} -0.5 \ \text{V to } 4.6 \ \text{V} \\ -0.5 \ \text{V to } V_{\text{CC}} + 0.5 \ \text{V} \\ -50 \ \text{mA} \\ \pm 50 \ \text{mA} \\ \pm 50 \ \text{mA} \end{array}$
Continuous current through each V _{CC} or GND	
Maximum power dissipation at T _A = 55°C (in still air) (see Note 3): DGG pa	ackage 1 W
DL pack	kage 1.4 W
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
VCC	Supply voltage		2.3	3.6	V
V	High-level input voltage	V_{CC} = 2.3 V to 2.7 V	1.7		v
VIH	nigh-level input voltage	V_{CC} = 2.7 V to 3.6 V	2		v
V	Low-level input voltage	V_{CC} = 2.3 V to 2.7 V		0.7	v
VIL	Low-level input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8	v
VI	Input voltage		0	VCC	V
VO	Output voltage		0	VCC	V
		$V_{CC} = 2.3 V$		-12	
IОН	High-level output current	$V_{CC} = 2.7 V$		-12	mA
		$V_{CC} = 3 V$		-24	
		$V_{CC} = 2.3 V$		12	
IOL	Low-level output current	V _{CC} = 2.7 V		12	mA
		V _{CC} = 3 V		24	
$\Delta t/\Delta v$	Input transition rise or fall rate		0	10	ns/V
Τ _Α	Operating free-air temperature		-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SCES038A - JULY 1995 - REVISED NOVEMBER 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

F	PARAMETER	TEST CO	ONDITIONS	Vcc	MIN	түр†	MAX	UNIT	
		I _{OH} = -100 μA		2.3 V to 3.6 V	V _{CC} -0.2	2			
Vou		I _{OH} =6 mA,	VIH = 1.7 V	2.3 V	2				
		V _{IH} = 1.7 V	2.3 V	1.7			V		
Vон		I _{OH} = -12 mA	V _{IH} = 2 V	2.7 V	2.2			v	
			V _{IH} = 2 V	3 V	2.4				
	I _{OH} = –24 mA,	V _{IH} = 2 V	3 V	2					
		I _{OL} = 100 μA		2.3 V to 3.6 V			0.2		
		I _{OL} = 6 mA,	V _{IL} = 0.7 V	2.3 V			0.4		
V _{OL}	la: 10 mA	V _{IL} = 0.7 V	2.3 V			0.7	V		
	I _{OL} = 12 mA	V _{IL} = 0.8 V	2.7 V			0.4			
		I _{OL} = 24 mA,	V _{IL} = 0.8 V	3 V			0.55		
Ц		$V_I = V_{CC}$ or GND		3.6 V			±5	μA	
		V _I = 0.7 V		2.3 V	45				
		VI = 1.7 V		2.3 V	-45				
II(hold)	V _I = 0.8 V		3 V	75			μA	
		V _I = 2 V		3 V	-75				
		$V_{1} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$		3.6 V			±500		
I _{OZ}		V _O = V _{CC} or GND		3.6 V			±10	μA	
ICC		V _I = V _{CC} or GND,	IO = 0	3.6 V			40	μΑ	
∆ICC		One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μA	
	Control inputs			2.2.1		4.5		- F	
Ci	Data inputs	$V_{I} = V_{CC}$ or GND		3.3 V		6.5		pF	
Co	Outputs	$V_{O} = V_{CC}$ or GND		3.3 V		7		pF	

[†] Typical values are measured at V_{CC} = 3.3 V, T_A = 25°C. [‡] This is a bus-hold maximum dynamic current required to switch the input from one state to another.



SN74ALVCH16823 **18-BIT BUS-INTERFACE FLIP-FLOP** WITH 3-STATE OUTPUTS SCES038A – JULY 1995 – REVISED NOVEMBER 1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			۷ _{CC} = ± 0.		V _{CC} =	2.7 V	۲ <mark>0.5 × 0.5</mark> ± 0.5		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency		0	150	0	150	0	150	MHz
•	w Pulse duration	CLR low	3.3		3.3		3.3		20
١W		CLK high or low	3.3		3.3		3.3		ns
		CLR low	0.7		0.7		0.8		
		Data low	1.4		1.6		1.3		
t _{su}	Setup time	Data high	1.1		1.1		1		ns
		CLKEN low	1.8		1.9		1.5		
		Data low	0.4		0.5		0.5		
t _h	Hold time	Data high	0.7		0.1		0.8		ns
		CLKEN low	0.2		0.3		0.4		

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figures 1 and 2)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.2	2.5 V 2 V	V _{CC} =	2.7 V	V _{CC} = ± 0.3	3.3 V 3 V	UNIT	
	(INFOT)		MIN	MAX	MIN	MAX	MIN	MAX		
fmax			150		150		150		MHz	
	CLK	Q	1	6.4		5.2	1	4.5		
^t pd	CLR	Q	1.4	6		5.2	1.2	4.6	ns	
ten	OE	Q	1	6.5		5.7	1	4.8	ns	
^t dis	OE	Q	1.8	5.6		4.7	1.3	4.5	ns	

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT	
			TYP	TYP			
<u> </u>	Power dissinction conseitance	Outputs enabled	C _I = 50 pF. f = 10 MHz	27	30	۶F	
Cpd	C _{pd} Power dissipation capacitance	Outputs disabled	C _L = 50 pF, f = 10 MHz	16	18	μr	



SCES038A - JULY 1995 - REVISED NOVEMBER 1996




NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZI} and t_{PZH} are the same as t_{en} .
- G. tpLH and tpHL are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



SCES038A - JULY 1995 - REVISED NOVEMBER 1996



- NOTES: A. C₁ includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. $t_{PI 7}$ and t_{PHZ} are the same as t_{dis} .
 - F. tpzL and tpzH are the same as ten.
 - G. tPLH and tPHL are the same as tpd.
 - Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated