SCES037A - JULY 1995 - REVISED NOVEMBER 1996

- **Member of the Texas Instruments** Widebus™ Family
- **EPIC** ™ (Enhanced-Performance Implanted **CMOS) Submicron Process**
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the **Need for External Pullup/Pulldown** Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink **Small-Outline (DGG) Packages**

description

This 20-bit bus-interface flip-flop is designed for 2.3-V to 3.6-V V_{CC} operation.

The SN74ALVCH16821 can be used as two 10-bit flip-flops or one 20-bit flip-flop. The 20 flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs.

A buffered output-enable (\overline{OE}) input can be used to place the ten outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

DGG OR DL PACKAGE (TOP VIEW)

1OE	1	\cup	56]1CLK
1Q1	2		55]1D1
1Q2	3		54	1D2
GND	4		53	GND
1Q3	5		52] 1D3
1Q4	6		51]1D4
Vcc	7		50]v _{cc}
1Q5	8		49] 1D5
1Q6	9		48] 1D6
1Q7	10		47] 1D7
GND	11			GND
1Q8	12		45] 1D8
1Q9	13		44] 1D9
1Q10	14		43]1D10
2Q1	15		42	2D1
2Q2	16		41	2D2
2Q3	17		40	2D3
GND	18		39	GND
2Q4			38	2D4
2Q5	20		37	2D5
2Q6	21		36	2D6
VCC	22		35] v _{cc}
2Q7				2D7
2Q8	24			2D8
GND	25			GND
2Q9			31	2D9
2Q10	27		30	2D10
2 <mark>OE</mark>	28		29	2CLK
				•

OE does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16821 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16821 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC and Widebus are trademarks of Texas Instruments Incorporated.



FUNCTION TABLE (each 10-bit flip-flop)

	INPUTS	OUTPUT	
Œ	CLK	D	Q
L	1	Н	Н
L	\uparrow	L	L
L	H or L	Χ	Q ₀
Н	X	Χ	Z


logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



To Nine Other Channels



SCES037A - JULY 1995 - REVISED NOVEMBER 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	
Output voltage range, VO (see Notes 1 and 2)	0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$)	
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	
Continuous output current, I_O ($V_O = 0$ to V_{CC})	
Continuous current through each V _{CC} or GND	
Maximum power dissipation at T _A = 55°C (in still air) (see Note	3): DGG package 1 W
	DL package 1.4 W
Storage temperature range, T _{sto}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This value is limited to 4.6 V maximum.
 - 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vсс	Supply voltage		2.3	3.6	V
V	V _{CC} = 2.3 V to 2.7 V		1.7		V
VIH	High-level input voltage	V _{CC} = 2.7 V to 3.6 V	2		V
V	Low-level input voltage $ \frac{V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}}{V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}} $			0.7	V
VIL				0.8	V
٧ _I	Input voltage	-	0	Vcc	V
۷o	Output voltage		0	VCC	V
		V _{CC} = 2.3 V		-12	
loн	High-level output current	V _{CC} = 2.7 V		-12	mA
		V _{CC} = 3 V		-24	
		V _{CC} = 2.3 V		12	
lOL	Low-level output current	V _{CC} = 2.7 V		12	mA
	V _{CC} = 3 V			24	
Δt/Δν	Input transition rise or fall rate		0	10	ns/V
T _A	Operating free-air temperature		-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74ALVCH16821 3.3-V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS SCES037A – JULY 1995 – REVISED NOVEMBER 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST C	CONDITIONS	VCC	MIN	TYP [†]	MAX	UNIT	
		I _{OH} = -100 μA		2.3 V to 3.6 V	V _{CC} -0.	.2			
		$I_{OH} = -6 \text{ mA},$ $V_{IH} = 1.7 \text{ V}$		2.3 V	2				
\/a			V _{IH} = 1.7 V	2.3 V	1.7			V	
VOH		$I_{OH} = -12 \text{ mA}$	V _{IH} = 2 V	2.7 V	2.2			V	
			V _{IH} = 2 V	3 V	2.4				
		$I_{OH} = -24 \text{ mA},$	V _{IH} = 2 V	3 V	2				
		I _{OL} = 100 μA		2.3 V to 3.6 V			0.2		
		$I_{OL} = 6 \text{ mA},$	V _{IL} = 0.7 V	2.3 V			0.4		
VOL		lo. – 12 mA	V _{IL} = 0.7 V	2.3 V			0.7	V	
		I _{OL} = 12 mA	V _{IL} = 0.8 V	2.7 V			0.4		
		I _{OL} = 24 mA,	V _{IL} = 0.8 V	3 V			0.55		
lį		$V_I = V_{CC}$ or GND		3.6 V			±5	μΑ	
		$V_{I} = 0.7 \text{ V}$ $V_{I} = 1.7 \text{ V}$		2.3 V	45			μA	
				2.3 V	-45				
I _{I(hold)}		V _I = 0.8 V		3 V	75				
		V _I = 2 V] 3 V	-75				
		$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$		3.6 V			±500		
loz		$V_O = V_{CC}$ or GND		3.6 V			±10	μΑ	
Icc		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μΑ	
∆lcc		One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μΑ	
C.	Control inputs	Vi – Via a or CNID		3.3 V		3.5			
Ci	Data inputs	V _I = V _{CC} or GND		3.3 V		6		pF	
Co	Outputs	V _O = V _{CC} or GND		3.3 V		7		pF	

[†] All typical values are measured at V_{CC} = 3.3 V, T_A = 25°C. ‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

SN74ALVCH16821 3.3-V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SCES037A - JULY 1995 - REVISED NOVEMBER 1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		V _{CC} =		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency	0	150	0	150	0	150	MHz
t _W	Pulse duration, CLK high or low	3.3		3.3		3.3		ns
t _{su}	Setup time, data before CLK↑	4.4		3.9		3.4		ns
t _h	Hold time, data after CLK↑	0		0		0		ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} =	2.5 V 2 V	VCC =	2.7 V	V _{CC} =	3.3 V 3 V	UNIT
	(INFOT)	inpot) (OUTPOT)		MAX	MIN	MAX	MIN	MAX	
f _{max}			150		150		150		MHz
t _{pd}	CLK	Q	1	6.4		5.3	1	4.5	ns
^t en	ŌĒ	Q	1	7.1		6.2	1	5.1	ns
^t dis	ŌĒ	Q	1.4	5.9		5	1	4.6	ns

operating characteristics, T_A = 25°C

	PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT
				TYP	TYP	
<u> </u>	Dower discipation conscitance	Outputs enabled	C 50 pE f _ 10 MHz	36	40	pF
C _{pd}	Power dissipation capacitance	Outputs disabled	$C_L = 50 \text{ pF}, f = 10 \text{ MHz}$	22	24	pr



PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.5 V \pm 0.2 V




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.7 V AND 3.3 V \pm 0.3 V



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzl and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated