ES034 – JULY 1995

			SCES03			
<ul> <li>Member of the Texas Instruments Widebus<sup>™</sup> Family</li> </ul>	DGG OR DL PACKAGE (TOP VIEW)					
<ul> <li>EPIC ™ (Enhanced-Performance Implanted CMOS) Submicron Process</li> </ul>						
<ul> <li>Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors</li> </ul>	1CLKAB 1SAB GND	3 54 4 53	1CLKBA 1SBA GND			
<ul> <li>Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages</li> </ul>	1A1   1A2   V <sub>CC</sub>   1A3	6 51 7 50	1B1 1B2 V <sub>CC</sub> 1B3			
description	1A4 🛛		] 1B4			
This 16-bit bus transceiver and register is designed for 2.3-V to 3.6-V V <sub>CC</sub> operation.	1A5 [ GND [ 1A6 [	11 46	1B5 GND 1B6			
The SN74ALVCH16652 consists of D-type flip-flops and control circuitry arranged for	1A7 [ 1A7 [ 1A8 [	13 44	1B7 1B8			
multiplexed transmission of data directly from the data bus or from the internal storage registers. The device can be used as two 8-bit transceivers	2A1 [ 2A2 [	15 42 16 41	2B1 2B2			
or one 16-bit transceiver.	2A3 GND		2B3 GND			
Complementary output-enable (OEAB and	2A4 🛛	19 38	2B4			
OEBA) inputs are provided to control the transceiver functions. Select-control (SAB and	2A5 [ 2A6 [		2B5 2B6			
SBA) inputs are provided to select whether real-time or stored data is transferred. A low input	v <sub>cc</sub> [	22 35	] ∨ <sub>cc</sub>			
level selects real-time data, and a high input level selects stored data. The circuitry used for select	2A7 2A8	24 33	2B7 2B8			
control eliminates the typical decoding glitch that occurs in a multiplexer during the transition	GND 2SAB 2CLKAB	26 31	GND 2SBA 2CLKBA			

Data on the A or B bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs regardless of the levels on the select-control or output-enable inputs. When SAB and SBA are in the real-time transfer mode, it also is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. Thus, when all other data sources to the two sets of bus line are in the high-impedance state, each set of bus lines remains at its last level configuration.

Active bus-hold circuitry is provided to hold unused for floating inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, OEBA should be tied to V<sub>CC</sub> through a pullup resistor and OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking current-sourcing capability of the driver.

The SN74ALVCH16652 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVCH16652 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

between stored and real-time data. Figure 1

illustrates the four fundamental bus-management functions that can be performed with the

SN74ALVCH16652.



**PRODUCT PREVIEW** 

20EBA

29

28

20EAB

SCES034 - JULY 1995

	FUNCTION TABLE								
	INPUTS DATA I/O <sup>†</sup>		OPERATION OR FUNCTION						
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1 – A8	B1 – B8	OPERATION OR FUNCTION	
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation	
L	Н	$\uparrow$	Ŷ	Х	х	Input	Input	Store A and B data	
х	н	$\uparrow$	H or L	Х	х	Input	Unspecified <sup>‡</sup>	Store A, hold B	
н	н	$\uparrow$	$\uparrow$	х‡	х	Input	Output	Store A in both registers	
L	Х	H or L	$\uparrow$	Х	х	Unspecified <sup>‡</sup>	Input	Hold A, store B	
L	L	$\uparrow$	$\uparrow$	Х	x‡	Output	Input	Store B in both registers	
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus	
L	L	Х	H or L	Х	н	Output	Input	Stored B data to A bus	
н	н	Х	Х	L	х	Input	Output	Real-time A data to B bus	
н	н	H or L	Х	н	х	Input	Output	Stored A data to B bus	
н	L	H or L	H or L	н	Н	Output	Output	Stored A data to B bus and stored B data to A bus	

<sup>†</sup> The data output functions may be enabled or disabled by a variety of level combinations at the OEAB or OEBA inputs. Data input functions are always enabled; i.e., data at the bus pins is stored on every low-to-high transition of the clock inputs.

<sup>‡</sup>Select control = L; clocks can occur simultaneously

Select control = H; clocks must be staggered in order to load both registers



Figure 1. Bus-Management Functions



logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



**PRODUCT PREVIEW** 

SCES034 - JULY 1995

### logic diagram (positive logic)



XAS INSTRUMENTS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SCES034 - JULY 1995

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	–0.5 V to 4.6 V
Input voltage range, VI: Except I/O ports (see Note 1)	
I/O ports (see Notes 1 and 2)	$\dots -0.5$ V to V <sub>CC</sub> + 0.5 V
Output voltage range, V <sub>O</sub> (see Notes 1 and 2)	$0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
VCC	Supply voltage		2.3	3.6	V	
VIH	High lovel input veltage	$V_{CC}$ = 2.3 V to 2.7 V	1.7		V	
	High-level input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$	2			
VIL	Low-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V	0.7		V	
	Low-level input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8	v	
VI	Input voltage		0	VCC	V	
VO	Output voltage		0	VCC	V	
ЮН		$V_{CC} = 2.3 V$		-12	mA	
	High-level output current	$V_{CC} = 2.7 V$		-12		
		V <sub>CC</sub> = 3 V		-24		
IOL		V <sub>CC</sub> = 2.3 V		12		
	Low-level output current	V <sub>CC</sub> = 2.7 V		12	mA	
		V <sub>CC</sub> = 3 V		24		
$\Delta t/\Delta v$	Input transition rise or fall rate		0	10	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SCES034 - JULY 1995

PAR	AMETER	TEST CO	ONDITIONS	vcc†	MIN	түр‡	MAX	UNIT	
VOH		I <sub>OH</sub> = –100 μA	MIN to MAX	V <sub>CC</sub> -0	.2				
		I <sub>OH</sub> = -6 mA,	V <sub>IH</sub> = 1.7 V	2.3 V	2				
		I <sub>OH</sub> = – 12 mA	V <sub>IH</sub> = 1.7 V	2.3 V	1.7			V	
			V <sub>IH</sub> = 2 V	2.7 V	2.2			V	
			V <sub>IH</sub> = 2 V	3 V	2.4				
		I <sub>OH</sub> = -24 mA,	V <sub>IH</sub> = 2 V	3 V	2				
		I <sub>OL</sub> = 100 μA		MIN to MAX			0.2		
		I <sub>OL</sub> = 6 mA,	V <sub>IL</sub> = 0.7 V	2.3 V			0.4		
VOL		10	V <sub>IL</sub> = 0.7 V	2.3 V			0.7	V	
	I <sub>OL</sub> = 12 mA	V <sub>IL</sub> = 0.8 V	2.7 V			0.4			
		I <sub>OL</sub> = 24 mA,	V <sub>IL</sub> = 0.8 V	3 V			0.55		
lj		$V_I = V_{CC}$ or GND		3.6 V			±5	μA	
		V <sub>I</sub> = 0.7 V		2.3 V	45			μΑ	
		V <sub>I</sub> = 1.7 V		2.3 V	-45				
l <sub>l(hold)</sub>		VI = 0.8 V		3 V	75				
		VI = 2 V		3 V	-75				
		V <sub>I</sub> = 0 to 3.6 V	3.6 V			±500			
Ioz§		$V_{O} = V_{CC}$ or GND		3.6 V			±10	μΑ	
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μA	
∆ICC		One input at V <sub>CC</sub> – 0.6 V,	Other inputs at $V_{CC}$ or GND	3 V to 3.6 V			750	μA	
Ci	Control inputs	$V_I = V_{CC}$ or GND		3.3 V				pF	
C <sub>io</sub>	A or B ports	$V_{O} = V_{CC}$ or GND		3.3 V				pF	

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

<sup>‡</sup> Typical values are measured at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

§ For I/O ports, the parameter IOZ includes the input leakage current.



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated