### SN74ALVCH16280 16-BIT TO 32-BIT REGISTERED BUS EXCHANGER WITH BYTE MASKS AND 3-STATE OUTPUTS SCES033 – JULY 1995

- EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) Submicron Process
- Member of the Texas Instruments Widebus™ Family
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Packaged in Thin Shrink Small-Outline Package

### description

This 16-bit to 32-bit registered bus exchanger is designed for 2.3-V to 3.6-V  $V_{CC}$  operation. This device is intended for use in applications where data must be transferred from a narrow high-speed bus to a wide lower-frequency bus.

The device provides synchronous data exchange between the A and B ports. Data is stored in the internal registers on the low-to-high transition of the CLK input. For data transfer in the B to A direction, SEL selects 1B or 2B data for the A outputs.

For data transfer in the A to B direction, a two stage pipeline is provided in the 1B path, and a single storage register in the 2B path. Data flow is controlled by the active-low output enable  $\overline{(OE)}$  and the DIR input. The DIR control pin is registered to synchronize the bus direction changes with the clock.

Two mask bits are provided for both data bytes. The D outputs are controlled by the active-low OE.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16280 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

		PACI P VII		
_		$\overline{\mathbf{t}}$		L
V <sub>CC</sub> L	1	$\cup$	80	V <sub>CC</sub>
GND [	2		79	GND
2B7 [	3		78	]1B8
1B7 [	4		77	<b>-</b>
2B6	5		76	_
GND	6		75	_
1B6	7		74	
2B5	8		73	
1B5	9		72	Ь
V <sub>CC</sub>	10		71	]v <sub>cc</sub>
2B4 [	11		70	- · ·
1B4 🛛	12		69	L
2B3	13			1B12
1B3	14		67	2B12
GND	15		66	2B12 GND
2B2	16		65	1B13
1B2	17		64	1B13 2B13
2B1	18		63	1B14
1B1	19		62	
Vcc	20		61	]v <sub>cc</sub>
GND [	21		60	GND
2D2 [	22		59	]1B15
1D2 [	23			2B15
2D1 [	24		57	
1D1 [	25		56	
V <sub>CC</sub> [	26		55	Vcc
C1 [	27		54	
C2	28		53	A15
A1 [	29		52	A14
GND [	30		51	GND
A2 [	31		50	A13
A3 [	32		49	
A4	33		48	A11
V <sub>CC</sub>	34		47	Vcc
A5 [	35		46	A10
A6 [	36		45	A9
A7 [	37		45 44 43	A8
GND	38		43	GND
CLK [	39		42	Î OE
SEL	40		41	DIR
				۲



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Copyright © 1995, Texas Instruments Incorporated

## SN74ALVCH16280 16-BIT TO 32-BIT REGISTERED BUS EXCHANGER WITH BYTE MASKS AND 3-STATE OUTPUTS SCES033 – JULY 1995

Function Tables

OUTPUT ENABLE

INPUTS			OUTPUTS			
CLK	OE	DIR	Α	1B, 2B	1D, 2D	
$\uparrow$	Н	Х	Z	Z	Z	
$\uparrow$	L	н	z	Active	Active	
$\uparrow$	L	L	Active	Z	Active	

### A-TO-B STORAGE ( $\overline{OE}$ = L, DIR = H)

INPUTS			OUT	PUTS
SEL	CLK	Α	1B	2B
Н	Х	Х	1B0 <sup>†</sup>	2B0†
L	$\uparrow$	L	L‡	L
L	$\uparrow$	Н	н‡	Н

<sup>†</sup>Output level before the indicated steady-state input conditions were established

<sup>‡</sup>Two CLK edges are needed to propagate the data.

### B-TO-A STORAGE (OE = L, DIR = L)

	INPUTS				
CLK	SEL	1B	2B	Α	
$\uparrow$	Н	Х	L	L§	
$\uparrow$	н	Х	Н	Н§	
Ŷ	L	L	Х	L	
Ŷ	L	н	Х	Н	

§ Two clock edges are needed to propagate the data. The data is loaded in the first register when SEL is low and propagates to the second register when SEL is high.

#### C-TO-D STORAGE ( $\overline{OE} = L$ )

INPUTS			OUTPUTS		
SEL	CLK	Α	1B	2B	
Н	Х	Х	1D0 <sup>†</sup> L‡	2D0‡	
L	$\uparrow$	L	L‡	L	
L	$\uparrow$	Н	н‡	Н	

<sup>†</sup>Output level before the indicated steady-state input conditions were established

<sup>‡</sup>Two CLK edges are needed to propagate the data.



## SN74ALVCH16280 16-BIT TO 32-BIT REGISTERED BUS EXCHANGER WITH BYTE MASKS AND 3-STATE OUTPUTS SCES033 - JULY 1995

logic diagram (positive logic)





3

## SN74ALVCH16280 **16-BIT TO 32-BIT REGISTERED BUS EXCHANGER** WITH BYTE MASKS AND 3-STATE OUTPUTS SCES033 - JULY 1995

# logic diagram (positive logic) (mask bits)





# SN74ALVCH16280 16-BIT TO 32-BIT REGISTERED BUS EXCHANGER WITH BYTE MASKS AND 3-STATE OUTPUTS

SCES033 - JULY 1995

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

$\begin{array}{l} \mbox{Supply voltage range, V_{CC}} \\ \mbox{Input voltage range, V_I: Except I/O ports (see Note 1)} \\ \mbox{I/O ports (see Notes 1 and 2)} \\ \mbox{Output voltage range, V_O (see Notes 1 and 2)} \\ \mbox{Output clamp current, I_{IK} (V_I < 0)} \\ \mbox{Output clamp current, I_OK (V_O < 0 or V_O > V_{CC})} \\ \mbox{Output current, I_O (V_O = 0 to V_{CC})} \\ \mbox{Continuous current through each V_{CC} or GND} \\ \mbox{Maximum power dissipation at T}_{A} = 55^{\circ}C (in still air) (see Note 3)} \\ \end{array}$	$\begin{array}{ccc} -0.5 \ \mbox{V to } 4.6 \ \mbox{V} \\ . \ -0.5 \ \mbox{V to } V_{CC} + 0.5 \ \mbox{V} \\ . \ -0.5 \ \mbox{V to } V_{CC} + 0.5 \ \mbox{V} \\ . \ -50 \ \mbox{mA} \\ . \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3) Storage temperature range, $T_{stg}$	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
VCC	Supply voltage		2.3	3.6	V
	VIH High-level input voltage   VIL Low-level input voltage   VI Input voltage   VO Output voltage   IOH High-level output current   IOL Low-level output current	$V_{CC}$ = 2.3 V to 2.7 V	1.7		V
۷IH	nigh-level input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$	2		v
V	'IH High-level input voltage   'IL Low-level input voltage   'I Input voltage   'O Output voltage   OH High-level output current   OL Low-level output current   t/Δv Input transition rise or fall rate	$V_{CC}$ = 2.3 V to 2.7 V		0.7	V
۷IL		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	v
VI	Input voltage		0	VCC	V
٧O	Output voltage		0	VCC	V
		V <sub>CC</sub> = 2.3 V		-12	V V V V M M M M M
ЮН	V <sub>CC</sub> = 2.3 VHigh-level output current $V_{CC} = 2.7 V$ $V_{CC} = 3 V$		-12	mA	
		V <sub>CC</sub> = 3 V		-24	
		$\begin{array}{c c c c c c c c } \hline & 2.3 & 3.6 & V \\ \hline & V_{CC} = 2.3 \ V \ to \ 2.7 \ V & 1.7 & V \\ \hline & V_{CC} = 2.7 \ V \ to \ 3.6 \ V & 2 & V \\ \hline & V_{CC} = 2.3 \ V \ to \ 2.7 \ V & 0.7 & V \\ \hline & V_{CC} = 2.7 \ V \ to \ 3.6 \ V & 0.8 & V \\ \hline & V_{CC} = 2.7 \ V \ to \ 3.6 \ V & 0.8 & V \\ \hline & V_{CC} = 2.3 \ V & -12 & V \\ \hline & V_{CC} = 2.3 \ V & -12 & V \\ \hline & V_{CC} = 3 \ V & -24 & V \\ \hline & V_{CC} = 2.7 \ V & 12 & V \\ \hline & V_{CC} = 2.7 \ V & 12 & V \\ \hline & V_{CC} = 2.7 \ V & 12 & V \\ \hline & V_{CC} = 3 \ V & 24 & V \\ \hline \end{array}$			
IOL	Low-level output current $V_{CC} = 2.7 V$		12	mA	
		$V_{CC} = 3 V$		24	
$\Delta t/\Delta v$	Input transition rise or fall rate		0	10	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



# SN74ALVCH16280 **16-BIT TO 32-BIT REGISTERED BUS EXCHANGER** WITH BYTE MASKS AND 3-STATE OUTPUTS

SCES033 - JULY 1995

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST	CONDITIONS	v <sub>cc</sub> †	MIN TYP‡	MAX	UNI	
	I <sub>OH</sub> = -100 μA		MIN to MAX	V <sub>CC</sub> -0.2			
	I <sub>OH</sub> = -6 mA,	V <sub>IH</sub> = 1.7 V	2.3 V	2			
Maria		V <sub>IH</sub> = 1.7 V	2.3 V	1.7		v	
VOH	I <sub>OH</sub> = -12 mA	V <sub>IH</sub> = 2 V	2.7 V	2.2		v	
		V <sub>IH</sub> = 2 V	3 V	2.4			
	I <sub>OH</sub> = -24 mA,	V <sub>IH</sub> = 2 V	3 V	2			
	I <sub>OL</sub> = 100 μA		MIN to MAX		0.2		
	I <sub>OL</sub> = 6 mA,	$V_{IL} = 0.7 V$	2.3 V		0.4		
VOL	I <sub>OL</sub> = 12 mA	V <sub>IL</sub> = 0.7 V	2.3 V		0.7	V	
		V <sub>IL</sub> = 0.8 V	2.7 V		0.4		
	I <sub>OL</sub> = 24 mA,	V <sub>IL</sub> = 0.8 V	3 V		0.55		
lj	$V_I = V_{CC}$ or GND		3.6 V		±5	μA	
	V <sub>I</sub> = 0.7 V		0.0.1/	45			
	V <sub>I</sub> = 1.7 V		2.3 V	-45			
l <sub>l(hold)</sub>	V <sub>I</sub> = 0.8 V		2.1/	75		μA	
. ,	V <sub>I</sub> = 2 V		- 3 V	-75			
	V <sub>I</sub> = 0 to 3.6 V		3.6 V		±500		
I <sub>OZ</sub> §	$V_{O} = V_{CC}$ or GND		3.6 V		±10	μA	
ICC	$V_I = V_{CC}$ or GND,	IO = 0	3.6 V		40	μA	
∆ICC	One input at V <sub>CC</sub> – 0.6 V,	Other inputs at $V_{CC}$ or GND	3 V to3.6 V		750	μA	
Ci	$V_I = V_{CC}$ or GND		3.3 V			pF	
Cio	$V_{O} = V_{CC}$ or GND		3.3 V			pF	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

<sup>‡</sup> Typical values are measured at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. § For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.



### SN74ALVCH16280 16-BIT TO 32-BIT REGISTERED BUS EXCHANGER WITH BYTE MASKS AND 3-STATE OUTPUTS SCES033 – JULY 1995

PARAMETER MEASUREMENT INFORMATION  $V_{CC}$  = 2.5 V  $\pm$  0.2 V 4.6 V TEST **S**1 **S1 500** Ω O Open tpd Open From Output  $\Lambda \Lambda$ 4.6 V tPLZ/tPZL Under Test GND GND tPHZ/tPZH  $C_L = 50 \text{ pF}$ **500** Ω (see Note A) LOAD CIRCUIT tw 2.3 V Input 1.2 V 1.2 V 2.3 V Timing 1.2 V 0 V Input 0 V **VOLTAGE WAVEFORMS** PULSE DURATION t<sub>su</sub> th 2.3 V Data 1.2 V 2.3 V 1.2 V Output Input 0 V Control 1.2 V 1.2 V (low-level **VOLTAGE WAVEFORMS** enabling) 0 V SETUP AND HOLD TIMES <sup>t</sup>PZL <sup>t</sup>PLZ 2.3 V Output 2.3 V Waveform 1 1.2 V Input 1.2 V 1.2 V V<sub>OL</sub> + 0.3 V S1 at 4.6 V VOL • o v (see Note B) tPHZ -<sup>t</sup>PLH tPZH 🔶 <sup>t</sup>PHL Output Vон Waveform 2 VOH - 0.3 V Vон 2 V S1 at GND Output 1.2 V 1.2 V (see Note B) 0 V VOL **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES ENABLE AND DISABLE TIMES** 

- NOTES: A. CL includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tPLZ and tPHZ are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tPLH and tPHL are the same as tpd.

### Figure 1. Load Circuit and Voltage Waveforms





# SN74ALVCH16280 **16-BIT TO 32-BIT REGISTERED BUS EXCHANGER** WITH BYTE MASKS AND 3-STATE OUTPUTS

SCES033 - JULY 1995



NOTES: A. CI includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

E. tpLz and tpHz are the same as tdis.

F. tpzL and tpzH are the same as ten.

G. tPLH and tPHL are the same as tpd.





#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated