SN74ALVCH16540 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCES029 – JULY 1995

 EPIC ™ (Enhanced-Performance Implanted CMOS) Submicron Process Member of the Texas Instruments <i>Widebus</i>™ Family Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages description This 16-bit buffer/driver is designed for 2.5-V to 3.6-V V_{CC} operation. 	DGG OR DL PACKAGE (TOP VIEW) 10E1 1 48 1V1 2 47 1Y2 3 46 1Y2 3 46 GND 4 45 GND 4 45 GND 4 45 1Y3 5 44 VCC 7 42 VCC 7 42 VCC 7 42 VCC 7 42 VS 8 41 1A5 146 GND 10 39 GND 10 39 GND 1Y7 11 38 1A7 1Y8 12 37 1A8 2Y1 13 36 2A1
3.6-V V _{CC} operation. The SN74ALVCH16540 provides a high- performance bus interface for wide data paths. The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ($\overline{OE1}$ or $\overline{OE2}$) input is high, all corresponding outputs are in the high-impedance state. To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V _{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.	

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16540 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVCH16540 is characterized for operation from -40°C to 85°C.

	FUNCTION TABLE (each 8-bit section)							
ō	E1	OE2	Y					
	L	L	L	Н				
	L	L	Н	L				
	Н	Х	Х	Z				
	Х	Н	Х	Z				



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




SN74ALVCH16540 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCES029 – JULY 1995


logic symbol[†]



logic diagram (positive logic)



To Seven Other Channels



To Seven Other Channels

⁺ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	
Output voltage range, V _O (see Notes 1 and 2)	-0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3	3): DGG package 1 W
	DL package 1.4 W
Storage temperature range, T _{stg}	−65°C to 150°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This value is limited to 4.6 V maximum.
- 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
VCC	Supply voltage		2.3	3.6	V
V	High-level input voltage	V_{CC} = 2.3 V to 2.7 V	1.7		V
VIH	High-level liput voltage	V_{CC} = 2.7 V to 3.6 V	2		V
V		V_{CC} = 2.3 V to 2.7 V		0.7	v
VIL	Low-level input voltage	V_{CC} = 2.7 V to 3.6 V		0.8	
VI	Input voltage		0	VCC	V
VO	Output voltage		0	VCC	V
		$V_{CC} = 2.3 V$		-12	
ЮН	High-level output current	$V_{CC} = 2.7 V$		-12	mA
		V _{CC} = 3 V		-24	
		$V_{CC} = 2.3 V$		12	
IOL	Low-level output current	$V_{CC} = 2.7 V$		12	mA
		V _{CC} = 3 V		24	
$\Delta t/\Delta v$	Input transition rise or fall rate		0	10	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74ALVCH16540 **16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS

SCES029 - JULY 1995

electrical characteristics	over	recommended	operating	free-air	temperature	range	(unless
otherwise noted)					-	•	•

PARAMETER	TES	T CONDITIONS	v _{cc} †	MIN TYP‡	MAX	UNIT	
	I _{OH} = −100 μA		MIN to MAX	V _{CC} -0.2			
	$I_{OH} = -6 \text{ mA},$	V _{IH} = 1.7 V	2.3 V	2			
\/		V _{IH} = 1.7 V	2.3 V	1.7		v	
VOH	I _{OH} = -12 mA	$V_{IH} = 2 V$	2.7 V	2.2		v	
		$V_{IH} = 2 V$	3 V	2.4			
	I _{OH} = -24 mA,	$V_{IH} = 2 V$	3 V	2			
	I _{OL} = 100 μA		MIN to MAX		0.2		
	I _{OL} = 6 mA,	$V_{IL} = 0.7 V$	2.3 V		0.4		
VOL	I _{OL} = 12 mA	V _{IL} = 0.7 V	2.3 V		0.7	V	
		V _{IL} = 0.8 V	2.7 V		0.4	1	
	I _{OL} = 24 mA,	$V_{IL} = 0.8 V$	3 V		0.55		
Ц	$V_I = V_{CC}$ or GND		3.6 V		±5	μA	
	VI = 0.7 V		2.2.1/	45			
	Vj = 1.7 V		2.3 V	-45			
l _{l(hold)}	VI = 0.8 V		3 V	75		μA	
	V _I = 2 V		3 V	-75			
	V _I = 0 to 3.6 V		3.6 V		±500		
IOZ	$V_{O} = V_{CC}$ or GND		3.6 V		±10	μA	
ICC	$V_{I} = V_{CC} \text{ or } GND,$	IO = 0	3.6 V		40	μA	
∆ICC	One input at V _{CC} – 0.6 V,	Other inputs at V_{CC} or GND	3 V to 3.6 V		750	μA	
Ci	$V_{I} = V_{CC} \text{ or } GND$		3.3 V			pF	
Co	$V_{O} = V_{CC}$ or GND		3.3 V			pF	

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

[‡]Typical values are measured at V_{CC} = 3.3 V, T_A = 25° C.

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figures 1 and 2)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 2.7 V	V _{CC} = 3.3 V ± 0.3 V	UNIT
		(001F01)	MIN MAX	MIN MAX	MIN MAX	
^t pd	A	Y				ns
ten	OE	Y				ns
^t dis	OE	Y				ns

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V TYP	V _{CC} = 3.3 V ± 0.3 V TYP	UNIT
	Dower dissinction conscitutes	Outputs enabled				
C _{pd}	Power dissipation capacitance	Outputs disabled	C _L = 50 pF, f = 10 MHz			pF




SN74ALVCH16540 **16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS SCES029 - JULY 1995



- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tPLH and tPHL are the same as tpd.


Figure 1. Load Circuit and Voltage Waveforms





SN74ALVCH16540 **16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS SCES029 - JULY 1995





NOTES: A. CL includes probe and jig capacitance.


B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

E. tpLz and tpHz are the same as tdis.

F. tpzL and tpzH are the same as ten.

G. tPLH and tPHL are the same as tpd.





IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated