- Member of the Texas Instruments
  Widebus™ Family
- EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


#### description

This 12-bit to 24-bit registered bus exchanger is designed for 2.3-V to 3.6-V V<sub>CC</sub> operation.

The SN74ALVCH16270 is used in applications where data must be transferred from a narrow high-speed bus to a wide lower-frequency bus.

The device provides synchronous data exchange between the two ports. Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input when the appropriate CLKEN inputs are low. The select (SEL) line selects 1B or 2B data for the A outputs. For data transfer in the A-to-B direction, a two-stage pipeline is provided in the A-to-1B path, with a single storage register in the A-to-2B path.

## DGG OR DL PACKAGE (TOP VIEW)



Proper control of the CLKENA inputs allows two sequential 12-bit words to be presented synchronously as a 24-bit word on the B port. Data flow is controlled by the active-low output enables (OEA, OEB). The control terminals are registered to synchronize the bus-direction changes with CLK.

To ensure the high-impedance state during power up or power down, a clock pulse should be applied as soon as possible and  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Due to  $\overline{OE}$  being routed through a register, the active state of the outputs cannot be determined prior to the arrival of the first clock pulse.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16270 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.



#### **Function Tables**

#### **OUTPUT ENABLE**

	INPUTS	OUTPUTS			
CLK	OEA	OEB	Α	1B, 2B	
1	Н	Н	Z	Z	
1	Н	L	Z	Active	
1	L	Н	Active	Z	
1	L	L	Active	Active	

#### A-TO-B STORAGE (OEB = L)

	INPUTS				
CLKENA1	CLKENA2	CLK	Α	1B	2B
L	Н	<b>↑</b>	L	L†	2B <sub>0</sub> ‡
L	Н	$\uparrow$	Н	H <sup>†</sup>	2B <sub>0</sub> ‡
L	L	$\uparrow$	L	L†	L
L	L	$\uparrow$	Н	H <sup>†</sup>	Н
Н	L	$\uparrow$	L	1B <sub>0</sub> ‡	L
Н	L	$\uparrow$	Н	1B <sub>0</sub> ‡	Н
Н	Н	Χ	Χ	1B <sub>0</sub> ‡	2B <sub>0</sub> ‡

<sup>†</sup>Two CLK edges are needed to propagate data.

#### B-TO-A STORAGE ( $\overline{OEA} = L$ )


	INPUTS						
CLKEN1B	CLKEN2B	CLK	SEL	1B	2B	Α	
Н	Х	Х	Н	Х	Х	A <sub>0</sub> ‡	
Х	Н	Χ	L	Χ	Χ	A <sub>0</sub> ‡	
L	Χ	$\uparrow$	Н	L	Χ	L	
L	Χ	$\uparrow$	Н	Н	Χ	Н	
Х	L	$\uparrow$	L	Χ	L	L	
Х	L	1	L	Χ	Н	Н	

<sup>‡</sup>Output level before the indicated steady-state input conditions were established



<sup>‡</sup>Output level before the indicated steady-state input conditions were established

### logic diagram (positive logic)





### SN74ALVCH16270 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES028C - JULY 1995 - REVISED JULY 1997

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	
Input voltage range, V <sub>I</sub> : Except I/O ports (see Note 1)	–0.5 V to 4.6 V
I/O ports (see Notes 1 and 2)	-0.5 V to V <sub>CC</sub> + 0.5 V
Output voltage range, V <sub>O</sub> (see Notes 1 and 2)	-0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±50 mA
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 2. This value is limited to 4.6 V maximum.
  - 3. The package thermal impedance is calculated in accordance with JESD 51.

#### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vcc	Supply voltage		2.3	3.6	V
V	Lligh lovel input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V	1.7		V
VIH	High-level input voltage	V <sub>CC</sub> = 2.7 V to 3.6 V	2		V
\/	Low level input veltage	V <sub>CC</sub> = 2.3 V to 2.7 V		0.7	V
VIL	Low-level input voltage $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$			0.8	v
٧ <sub>I</sub>	Input voltage		0	VCC	V
٧o	Output voltage		0	VCC	V
		V <sub>CC</sub> = 2.3 V		-12	
loh	High-level output current	V <sub>CC</sub> = 2.7 V		-12	mA
ЮН		V <sub>CC</sub> = 3 V		-24	
		V <sub>CC</sub> = 2.3 V		12	
$I_{OL}$	Low-level output current	V <sub>CC</sub> = 2.7 V		12	mA
	V <sub>CC</sub> = 3 V				
Δt/Δν	Input transition rise or fall rate		0	10	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST C	ONDITIONS	VCC	MIN	TYP†	MAX	UNIT
		I <sub>OH</sub> = -100 μA		2.3 V to 3.6 V	V <sub>CC</sub> -0.2			
		$I_{OH} = -6 \text{ mA},$	V <sub>IH</sub> = 1.7 V	2.3 V	2			
\ \/ ~ · ·			V <sub>IH</sub> = 1.7 V	2.3 V	1.7			V
VOH		I <sub>OH</sub> = -12 mA	V 2.V	2.7 V	2.2			V
			V <sub>IH</sub> = 2 V	3 V	2.4			
		$I_{OH} = -24 \text{ mA},$	V <sub>IH</sub> = 2 V	3 V	2			
		I <sub>OL</sub> = 100 μA,		2.3 V to 3.6 V			0.2	
		I <sub>OL</sub> = 6 mA,	V <sub>IL</sub> = 0.7 V	2.3 V			0.4	
VOL		I <sub>OL</sub> = 12 mA	V <sub>IL</sub> = 0.7 V	2.3 V			0.7	٧
			V <sub>IL</sub> = 0.8 V	2.7 V			0.4	
		I <sub>OL</sub> = 24 mA,	V <sub>IL</sub> = 0.8 V	3 V			0.55	
Ιį		$V_I = V_{CC}$ or GND		3.6 V			±5	μΑ
		V <sub>I</sub> = 0.7 V		2.3 V	45			
		V <sub>I</sub> = 1.7 V		2.3 V	-45			
I <sub>I(hold)</sub>		V <sub>I</sub> = 0.8 V		3 V	75			μΑ
		V <sub>I</sub> = 2 V	V <sub>I</sub> = 2 V		-75			
		$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$		3.6 V			±500	
loz§		$V_O = V_{CC}$ or GND		3.6 V			±10	μΑ
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μΑ
Δlcc		One input at V <sub>CC</sub> – 0.6 V,	Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V			750	μΑ
Ci	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND		3.3 V		3.5		pF
C <sub>io</sub>	A or B ports	$V_O = V_{CC}$ or GND		3.3 V		9		pF

 $<sup>\</sup>overline{\dagger}$  All typical values are measured at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			V <sub>CC</sub> =		V <sub>CC</sub> =			V <sub>CC</sub> = 3.3 V ± 0.3 V		
			MIN	MAX	MIN	MAX	MIN	MAX		
fclock	Clock frequency		0	150	0	150	0	150	MHz	
t <sub>W</sub>	Pulse duration, CLK high or low		3.3		3.3		3.3		ns	
		A data before CLK↑	4.1		3.8		3.1			
	Setup time	B data before CLK↑	0.9		1.2		0.9			
t <sub>su</sub>		CLKENA1 or CLKENA2 before CLK↑	3.5		3.2		2.7		ns	
		CLKEN1B or CLKEN2B before CLK↑	3.4		3		2.6			
		OE data before CLK↑	4.4		3.9		3.2	0.3 V N MAX 0 150 3 1 9 7 6 2 2 7 3 6		
		A data after CLK↑	0		0		0.2			
		B data after CLK↑	1.4		1		1.7			
th	Hold time	CLKENA1 or CLKENA2 after CLK↑	0		0.1		0.3		ns	
		CLKEN1B or CLKEN2B after CLK↑	0		0		0.6			
		OE after CLK↑	0		0		0.1			



<sup>&</sup>lt;sup>‡</sup> This is the bus-hold maximum dynamic current required to switch the input from one state to another.

<sup>§</sup> For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

### SN74ALVCH16270 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES028C - JULY 1995 - REVISED JULY 1997

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2) $\frac{1}{2}$


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT	
	(INFO1)	(0011-01)	MIN	MAX	MIN	MAX	MIN	MAX		
f <sub>max</sub>			150		150		150		MHz	
<sup>t</sup> pd	CLK	В	2	6.5		5.8	1.1	5.1		
		Α	1.7	6		5.4	1	4.7	ns	
	SEL	A	1.9	6.8		6.4	1	5.5		
t <sub>en</sub>	CLK	A or B	1.6	7.5		6.8	1	6	ns	
<sup>t</sup> dis	CLK	A or B	2.6	7.4		6.5	1.1	5.8	ns	

### operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST CONDITIONS		V <sub>CC</sub> = 2.5 V ± 0.2 V	V <sub>CC</sub> = 3.3 V ± 0.3 V	UNIT
					TYP	TYP	
C		Outputs enabled	$C_1 = 50 pF$ ,	f = 10 MHz	87	120	рF
Cpd	C <sub>pd</sub> Power dissipation capacitance	Outputs disabled	CL = 50 pr,	_ = 30 pr,		118	pr



## PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 2.5$  ns,  $t_f \leq 2.5$  ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F. tpZL and tpZH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 2.7 V AND 3.3 V $\pm$ 0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F. tpZL and tpZH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated