DGG OR DL PACKAGE

(TOP VIEW)

OFAB [

LEAB 2

GND II4

A2 🛚 5

A3 🛮 6

A4 🛮 8

A5 **□** 9

GND [

A6 🛮 10

A7 II 12

A8 📙 13

A9 14

A10 15

A11 1 16

A12 Π 17

GND 18

A13 Π 19

A14 20 A15 1 21

V_{CC} 1 22

A16 23

A17 24

GND ∏25

A18 1 26

OEBA 27

LEBA 128

V_{CC} **□** 7

A1 🛮 3

SCES027A - JULY 1995 - REVISED NOVEMBER 1996

56 CLKENAB

55 CLKAB

54 | B1

52 B2

51 B3

49 **∏** B4

48 🛮 B5

47 🛮 B6

45 **∏** B7

44 ¶ B8 43 **∏** B9

42 B10

41 **∏** B11

40 **∏** B12

39 | GND

38 **∏** B13

37 B14

36 **∏** B15

35 V_{CC}

34 B16

33 **[**] B17

32 **[]** GND

31 **∏** B18

30 CLKBA

29 CLKENBA

46 GND

50 V_{CC}

53 | GND

- **Member of the Texas Instruments** Widebus™ Family
- **UBT**™ (Universal Bus Transceiver) **Combines D-Type Latches and D-Type** Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Mode
- **EPIC** ™ (Enhanced-Performance Implanted **CMOS) Submicron Process**
- Bus Hold on Data Inputs Eliminates the **Need for External Pullup/Pulldown Resistors**
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 18-bit universal bus transceiver is designed for 2.3-V to 3.6-V V_{CC} operation.

The SN74ALVCH16601 combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and

CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB and CLKENBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. Output enable OEAB is active low. When OEAB is low, the outputs are active. When OEAB is high, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, CLKBA, and CLKENBA.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16601 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16601 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC, UBT, and Widebus are trademarks of Texas Instruments Incorporated.

ISTRUMENTS


Copyright @ 1996, Texas Instruments Incorporated

FUNCTION TABLE†

	INPUTS							
CLKENAB	OEAB	LEAB	CLKAB	Α	В			
Х	Н	Х	Х	Χ	Z			
Х	L	Н	Χ	L	L			
Х	L	Н	Χ	Н	Н			
Н	L	L	Χ	Χ	в ₀ ‡			
Н	L	L	Χ	Χ	в ₀ ‡ в ₀ ‡			
L	L	L	\uparrow	L	L			
L	L	L	\uparrow	Н	Н			
L	L	L	L	Χ	в ₀ ‡			
L	L	L	Н	Χ	В ₀ §			

[†] A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, CLKBA, and CLKENBA.

logic diagram (positive logic)





[‡] Output level before the indicated steady-state input conditions were established

 $[\]$ Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low

SCES027A - JULY 1995 - REVISED NOVEMBER 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Input voltage range, VI: Except I/O ports (see Note 1)	
I/O ports (see Notes 1 and 2)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, V _O (see Notes 1 and 2)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Maximum power dissipation at T _A = 55°C (in still air) (see Note 3): DGG packag	e 1 W
DL package	1.4 W
Storage temperature range, T _{sto}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This value is limited to 4.6 V maximum.
- 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Vcc	Supply voltage		2.3	3.6	V	
	V _{CC} = 2.3 V to 2.7 V		1.7		V	
VIH	High-level input voltage	V _{CC} = 2.7 V to 3.6 V			V	
V	Low-level input voltage $ \frac{V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}}{V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}} $			0.7	V	
V_{IL}				0.8	V	
٧ _I	Input voltage	-	0	Vcc	V	
٧o	Output voltage		0	VCC	V	
		V _{CC} = 2.3 V		-12		
lон	High-level output current	V _{CC} = 2.7 V		-12	mA	
		V _{CC} = 3 V		-24	-24	
		V _{CC} = 2.3 V		12		
lOL	Low-level output current	V _{CC} = 2.7 V		12	mA	
			24			
Δt/Δν	Input transition rise or fall rate		0	10	ns/V	
T _A	Operating free-air temperature		-40	85	°C	

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74ALVCH16601 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES027A - JULY 1995 - REVISED NOVEMBER 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAI	RAMETER	TEST CO	ONDITIONS	VCC	MIN	TYP [†]	MAX	UNIT	
		I _{OH} = -100 μA		2.3 V to 3.6 V	V _{CC} -0.	.2			
		$I_{OH} = -6 \text{ mA},$	V _{IH} = 1.7 V	2.3 V	2				
\/a			V _{IH} = 1.7 V	2.3 V	1.7			٧	
VOH		I _{OH} = -12 mA	V _{IH} = 2 V	2.7 V	2.2			v	
			V _{IH} = 2 V	3 V	2.4				
		$I_{OH} = -24 \text{ mA},$	V _{IH} = 2 V	3 V	2				
		I _{OL} = 100 μA		2.3 V to 3.6 V			0.2		
		$I_{OL} = 6 \text{ mA},$	V _{IL} = 0.7 V	2.3 V			0.4	V	
V _{OL}		la. 40 mA	V _{IL} = 0.7 V	2.3 V			0.7		
	I _{OL} = 12 mA	V _{IL} = 0.8 V	2.7 V			0.4			
		I _{OL} = 24 mA,	V _{IL} = 0.8 V	3 V			0.55		
lį		$V_I = V_{CC}$ or GND		3.6 V			±5	μΑ	
		V _I = 0.7 V V _I = 1.7 V		2.3 V	45			μА	
				2.3 V	-45				
I _{I(hold)}		V _I = 0.8 V		2.1/	75				
		V _I = 2 V		3 V	-75				
		$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$		3.6 V			±500		
I _{OZ} §		$V_O = V_{CC}$ or GND		3.6 V			±10	μΑ	
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μA μA	
Δlcc		One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	3 V to 3.6 V			750		
Ci	Control inputs	$V_I = V_{CC}$ or GND		3.3 V		4		pF	
C _{io}	A or B ports	VO = VCC or GND		3.3 V		8		pF	

 $[\]overline{\dagger}$ Typical values are measured at V_{CC} = 3.3 V, T_A = 25°C.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		7 V $V_{CC} = 3.3 V$ $\pm 0.3 V$		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency		0	150	0	150	0	150	MHz
4 Dulas duration	LE↑	3.3		3.3		3.3			
t _W	Pulse duration	CLK high or low	3.3		3.3		3.3		ns
	Setup time	Data before CLK↑	2.3		2.4		2.1		ns
		Data before LE↓, CLK↑	2		1.6		1.6		
t _{su}		Data before LE↓, CLK↓	1.3		1.2		1.1		
		CLKEN before CLK↑	2		2		1.7		
		Data after CLK↑	0.7		0.7		0.8		ns
th		Data after LE↓, CLK↑	1.3		1.6		1.4		
	Hold time	Data after LE↓, CLK↓	1.7		2		1.7		
		CLKEN after CLK↑	0.3		0.5		0.6		



[‡] This is the bus-hold maximum dynamic current required to switch the input from one state to another.

[§] For I/O ports, the parameter IOZ includes the input leakage current.

SN74ALVCH16601 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES027A – JULY 1995 – REVISED NOVEMBER 1996


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
	(INPOT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			150		150		150		MHz
	A or B	B or A	1.3	4.9		4.6		4.1	
t _{pd}	LEAB or LEBA	A or B	1.2	5.6		5.3		4.7	ns
	CLKAB or CLKBA	A or B	1.7	6.2		5.8		5	
t _{en}	OEAB or OEBA	A or B	1.2	6.1		6.1		5.2	ns
^t dis	OEAB or OEBA	A or B	2.1	5.4		4.8		4.4	ns

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT	
				TYP	TYP		
<u> </u>	Power dissipation capacitance	Outputs enabled	C _I = 50 pF, f = 10 MHz	41	52	nE.	
C _{pd}	Power dissipation capacitance	Outputs disabled	$C_L = 50 \text{ pF}, f = 10 \text{ MHz}$	6	6	pF	

PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.5 V \pm 0.2 V




- NOTES: A. C_I includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpl 7 and tpH7 are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



SCES027A - JULY 1995 - REVISED NOVEMBER 1996

PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.7 V AND 3.3 V \pm 0.3 V



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_f \leq$ 2.5 ns. $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated