SN74ALVCH162601 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES026B - JULY 1995 - REVISED FEBRUARY 1997

 Member of the Texas Instruments Widebus[™] Family 	DGG OR DL P (TOP VII	
 EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process 		56 CLKENAB
● UBT [™] (Universal Bus Transceiver)		55 CLKAB 54 B1
Combines D-Type Latches and D-Type		53 GND
Flip-Flops for Operation in Transparent,		52 B2
Latched, Clocked, or Clock-Enabled Mode		51 B3
 Output Ports Have Equivalent 26-Ω Series 	V _{CC} []7	50 V _{CC}
Resistors, So No External Resistors Are	A4 🛛 8	49 B4
Required		48 B5
ESD Protection Exceeds 2000 V Per		47 B6
MIL-STD-883, Method 3015; Exceeds 200 V		46 GND
Using Machine Model (C = 200 pF, R = 0)		45 B7
Latch-Up Performance Exceeds 250 mA Per		44 B8
JEDEC Standard JESD-17		43 B9
 Bus Hold on Data Inputs Eliminates the 		42 B10 41 B11
Need for External Pullup/Pulldown		40 B12
Resistors		39 GND
Package Options Include Plastic 300-mil		38 B13
Shrink Small-Outline (DL) and Thin Shrink		37 B14
Small-Outline (DGG) Packages		36 B15
description		35 V _{CC}
	A16 🛛 23	34] B16
This 18-bit universal bus transceiver is designed		³³ B17
for 2.3-V to 3.6-V V _{CC} operation.		³² GND
The SN74ALVCH162601 combines D-type		³¹ B18
latches and D-type flip-flops to allow data flow in		
transparent, latched, clocked, and clock-enabled	LEBA [²⁸	²⁹ CLKENBA

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB and CLKENBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is low, the outputs are active. When OEAB is high, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, CLKBA, and CLKENBA.

The B-port outputs include equivalent 26-Ω series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH162601 is characterized for operation from -40°C to 85°C.



modes.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, EPIC, and UBT are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

SN74ALVCH162601 **18-BIT UNIVERSAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCES026B – JULY 1995 – REVISED FEBRUARY 1997

FUNCTION TABLE[†]

	INPUTS							
CLKENAB	OEAB	LEAB	CLKAB	Α	В			
Х	Н	Х	Х	Х	Z			
Х	L	н	Х	L	L			
Х	L	н	Х	н	н			
Н	L	L	Х	Х	в ₀ ‡ в ₀ ‡			
Н	L	L	Х	Х	в ₀ ‡			
L	L	L	\uparrow	L	L			
L	L	L	\uparrow	Н	н			
L	L	L	L	Х	в ₀ ‡			
L	L	L	Н	Х	в ₀ ‡ в ₀ §			

[†]A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, CLKBA, and CLKENBA.

[‡] Output level before the indicated steady-state input conditions were established

§ Output level before the indicated steady-state input conditions were established, provided that CLKAB is low before LEAB goes low





logic diagram (positive logic)

To 17 Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	-0.5 V to 4.6 V
Input voltage range, V _I : Except I/O ports (see Note 1)	
I/O ports (see Notes 1 and 2)	–0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Notes 1 and 2)	$\dots -0.5$ V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This value is limited to 4.6 V maximum.
- 3. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.



SN74ALVCH162601 **18-BIT UNIVERSAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCES026B – JULY 1995 – REVISED FEBRUARY 1997

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
VCC	Supply voltage	2.3	3.6	V		
		$V_{CC} = 2.7 V \text{ to } 3.6 V$	2		V	
VIH	High-level input voltage	$V_{CC} = 2.3 V \text{ to } 2.7 V$	1.7			
\ <i>\</i>	Low-level input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8	v	
VIL	Low-level liput voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	v	
٧I	Input voltage		0	VCC	V	
VO	Output voltage		0	VCC	V	
ЮН		$V_{CC} = 2.3 V$		-12	mA	
	High-level output current (A port)	$V_{CC} = 2.7 V$		-12		
		$V_{CC} = 3 V$		-24		
	Low-level output current (A port)	$V_{CC} = 2.3 V$		12		
IOL		$V_{CC} = 2.7 V$		12	mA	
		$V_{CC} = 3 V$		24		
		$V_{CC} = 2.3 V$		-6		
IOH	High-level output current (B port)	$V_{CC} = 2.7 V$		-8	–8 mA	
		$V_{CC} = 3 V$		-12		
		$V_{CC} = 2.3 V$		6		
IOL	Low-level output current (B port)	V _{CC} = 2.7 V		8	mA	
		$V_{CC} = 3 V$		12		
$\Delta t / \Delta v$	Input transition rise or fall rate		0	10	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74ALVCH162601 **18-BIT UNIVERSAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCES026B – JULY 1995 – REVISED FEBRUARY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST C	ONDITIONS	Vcc	MIN	түр‡	MAX	UNIT	
		I _{OH} = -100 μA		2.3 V to 3.6 V	V _{CC} -0.2				
		I _{OH} = -4 mA,	V _{IH} = 1.7 V	2.3 V	1.9				
		1 0 m 1	V _{IH} = 1.7 V	2.3 V	1.7				
	B port	I _{OH} = -6 mA	V _{IH} = 2 V	3 V	2.4				
		I _{OH} = -8 mA,	V _{IH} = 2 V	2.7 V	2				
		I _{OH} = -12 mA,	V _{IH} = 2 V	3 V	2				
VOH		I _{OH} = -100 μA		2.3 V to 3.6 V	V _{CC} -0.2			V	
		I _{OH} = -6 mA,	V _{IH} = 1.7 V	2.3 V	2				
		_	V _{IH} = 1.7 V	2.3 V	1.7				
	A port	I _{OH} = -12 mA		2.7 V	2.2				
			V _{IH} = 2 V	3 V	2.4				
		I _{OH} = -24 mA,	V _{IH} = 2 V	3 V	2				
		I _{OL} = 100 μA		2.3 V to 3.6 V			0.2		
		I _{OL} = 4 mA,	V _{IL} = 0.7 V	2.3 V			0.4		
	B port		V _{IL} = 0.7 V	2.3 V			0.55	V	
		I _{OL} = 6 mA	V _{IL} = 0.8 V	3 V			0.55		
		I _{OL} = 8 mA,	V _{IL} = 0.8 V	2.7 V			0.6		
Vol		I _{OL} = 12 mA,	V _{IL} = 0.8 V	3 V			0.8		
	A port	I _{OL} = 100 μA		2.3 V to 3.6 V			0.2		
		I _{OL} = 6 mA,	V _{IL} = 0.7 V	2.3 V			0.4		
			V _{IL} = 0.7 V	2.3 V			0.7	1	
		$I_{OL} = 12 \text{ mA}$	V _{IL} = 0.8 V	2.7 V			0.4		
		I _{OL} = 24 mA,	V _{IL} = 0.8 V	3 V			0.55		
lı		V _I = V _{CC} or GND		3.6 V			±5	μA	
		V _I = 0.7 V		2.3 V	45				
		V _I = 1.7 V		2.3 V	-45				
l _{l(hold})	V _I = 0.8 V		3 V	75			μA	
	,	V _I = 2 V		3 V	-75				
		$V_{\rm I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$		3.6 V			±500		
loz§		$V_{O} = V_{CC}$ or GND		3.6 V			±10	μA	
ICC		$V_{I} = V_{CC}$ or GND,	I ^O = 0	3.6 V			40	μA	
∆ICC		One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μA	
Ci	Control inputs	$V_{I} = V_{CC}$ or GND		3.3 V		4		pF	
Cio	A or B ports	$V_{O} = V_{CC}$ or GND		3.3 V		8		pF	

[†] Typical values are measured at V_{CC} = 3.3 V, T_A = 25°C. [‡] This is the bus-hold maximum dynamic current required to switch the input from one state to another.

 $\$ For I/O ports, the parameter I_OZ includes the input leakage current.



SN74ALVCH162601 **18-BIT UNIVERSAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCES026B - JULY 1995 - REVISED FEBRUARY 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		v		V _{CC} = ± 0.		V _{CC} =	2.7 V	= ۷ _{CC} ± 0.:		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock} Clock frequency			0	140	0	150	0	150	MHz	
t Dulas duration	LE high		3.3		3.3		3.3			
tw	Pulse duration	CLK high or low		3.3		3.3		3.3		ns
		Data before CLK high		2.3		2.4		2.1		
	Cotup time	Data bafara I E law	CLK high	2		1.6		1.6		
t _{su}	Setup time	Data before LE low	CLK low	1.3		1.2		1.1	ns	ns
		CLKEN before CLK high		2		2		1.7		
		Data after CLK high		0.7		0.7		0.8		
	Lold time	Hold time Data after LE low	CLK high	1.3		1.6		1.4		
th			CLK low	1.7		2		1.7		ns
		CLKEN after CLK high		0.3		0.5		0.6		

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.2		V _{CC} =	2.7 V	V _{CC} = ± 0.3	3.3 V 3 V	UNIT
		(001F01)	MIN	MAX	MIN	MAX	MIN	MAX	
fmax			140		150		150		MHz
	A B LEAB LEBA	В	1.8	5.4		5.2	1.6	4.5	
		А	1.3	4.9		4.6	1	4.1	
		В	1.5	6.1		5.9	1.5	5.1	
^t pd		А	1.4	5.6		5.3	1	4.7	ns
	CLKAB	В	2	6.7		6.3	1.6	5.5	
	CLKBA	A	1.8	6.2		5.8	1.4	5	
ten	0540	В	1.7	6.6		6.7	1.6	5.7	
^t dis	OEAB	D	2.5	5.9		5.3	1.8	4.8	ns
ten	0554	А	1.2	6		6.1	1.1	5.2	
^t dis	OEBA	A	2.1	5.4		4.8	1.6	4.4	ns

operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT		
				TYP	TYP		
	Dower dissinction expectance	Outputs enabled	41	50	рF		
C _{pd} Power dissipation capac	Power dissipation capacitance	Outputs disabled	$C_{L} = 50 \text{ pF}, \text{ f} = 10 \text{ MHz}$	6	6	μr	



SN74ALVCH162601 **18-BIT UNIVERSAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCES026B - JULY 1995 - REVISED FEBRUARY 1997



- NOTES: A. C_I includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns. C.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tPLZ and tPHZ are the same as tdis.
 - F. tp71 and tp7H are the same as ten.
 - G. tPHL and tPLH are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



SN74ALVCH162601 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES026B - JULY 1995 - REVISED FEBRUARY 1997



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PHL} and t_{PLH} are the same as t_{pd} .





IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated