SCES024A - JULY 1995 - REVISED NOVEMBER 1996

 Member of the Texas Instruments Widebus[™] Family 	DGG OR DL PACKAGE (TOP VIEW)		
 EPIC ™ (Enhanced-Performance Implanted CMOS) Submicron Process 	OEAB	56 GND	
 UBT[™] (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, 	LEAB [] 2 A1 [] 3 GND [] 4 A2 [] 5	55 CLKAB 54 B1 53 GND 52 B2	
 Latched, or Clocked Mode ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) 	A3 [] 6 V _{CC} [] 7 A4 [] 8 A5 [] 9	51 B3 50 V _{CC} 49 B4 48 B5	
 Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17 	A6 [10 GND [11 A7 [12	47 B6 46 GND 45 B7	
 Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors 	A8 [] 13 A9 [] 14 A10 [] 15	44 B8 43 B9 42 B10	
 Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages 	A11 [16 A12 [17 GND [18	41 B11 40 B12 39 GND	
description	A13 [19 A14 [20	38 B13 37 B14	
This 18-bit universal bus transceiver is designed for 2.3-V to 3.6-V V_{CC} operation.	A15	36 B15 35 V _{CC} 34 B16	
Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is	A17 [24 GND [25 <u>A18</u> [26 OEBA [27	33 B17 32 GND 31 B18 30 CLKBA	
	LEBA 🛛 28	29 GND	

is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OEBA} should be tied to V_{CC} through a pullup resistor and OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, and CLKBA. The output enables are complementary (OEAB is active high and OEBA is active low).

The SN74ALVCH16501 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16501 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC, UBT, and Widebus are trademarks of Texas Instruments Incorporated.

high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

SCES024A - JULY 1995 - REVISED NOVEMBER 1996


FUNCTION TABLE[†]

	INPUTS						
OEAB	LEAB	CLKAB	Α	В			
L	Х	Х	Х	Z			
н	Н	Х	L	L			
н	Н	Х	Н	Н			
н	L	\uparrow	L	L			
н	L	\uparrow	н	н			
н	L	н	Х	в ₀ ‡ в ₀ §			
н	L	L	Х	в ₀ §			
1							

[†] A-to-<u>B data</u> flow is shown: B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.

- [‡]Output level before the indicated steady-state input conditions were established, provided that CLKAB is high before LEAB goes low
- Soutput level before the indicated steady-state input conditions were established


logic symbol¶



 \P This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



To 17 Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	-0.5 V to 4.6 V
Input voltage range, V _I : Except I/O ports (see Note 1)	
I/O ports (see Notes 1 and 2)	
Output voltage range, V _O (see Notes 1 and 2)	$\dots \dots \dots -0.5$ V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3):	DGG package 1 W
	DL package 1.4 W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This value is limited to 4.6 V maximum.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book.*



SN74ALVCH16501 **18-BIT UNIVERSAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCES024A - JULY 1995 - REVISED NOVEMBER 1996

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
VCC	Supply voltage		2.3	3.6	V
	High lovel input veltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		v
VIH	High-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		v
M		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		3.6 0.7 0.8 V _{CC} -12 -12 -24 12 12 12 24 10	v
VIL	Low-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	v
VI	Input voltage		0	VCC	V
Vo	Output voltage		0	VCC	V
		V _{CC} = 2.3 V		-12	
ЮН	High-level output current	$V_{CC} = 2.7 V$		-12	mA
		$V_{CC} = 3 V$		-24	
		V _{CC} = 2.3 V		12	
IOL	Low-level output current	V _{CC} = 2.7 V		12	mA
		$V_{CC} = 3 V$		24	1
$\Delta t/\Delta v$	Input transition rise or fall rate		0	10	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAI	RAMETER	TEST C	ONDITIONS	Vcc	MIN	TYP†	MAX	UNIT	
		I _{OH} = -100 μA		2.3 V to 3.6 V	V _{CC} –0.	2			
		I _{OH} = –6 mA,	VIH = 1.7 V	2.3 V	2				
Val			VIH = 1.7 V	2.3 V	1.7			V	
∨он		I _{OH} = -12 mA	V _{IH} = 2 V	2.7 V	2.2			v	
			V _{IH} = 2 V	3 V	2.4				
		I _{OH} = -24 mA,	V _{IH} = 2 V	3 V	2				
		l _{OL} = 100 μA		2.3 V to 3.6 V			0.2		
		I _{OL} = 6 mA,	V _{IL} = 0.7 V	2.3 V			0.4		
V _{OL}		la. 10 mA	$V_{IL} = 0.7 V$				0.7	V	
		I _{OL} = 12 mA	V _{IL} = 0.8 V	2.7 V			0.4		
		I _{OL} = 24 mA,	V _{IL} = 0.8 V	3 V			0.55		
lj		V _I = V _{CC} or GND		3.6 V			±5	μA	
		V _I = 0.7 V		0.014	45			μΑ	
		V _I = 1.7 V		2.3 V	-45	-			
I _{I(hold)}		V _I = 0.8 V		2.14	75				
. ,		V ₁ = 2 V		3 V	-75				
		$V_{I} = 0$ to 3.6 V [‡]		3.6 V			±500		
I _{OZ} §		V _O = V _{CC} or GND		3.6 V			±10	μA	
ICC		V _I = V _{CC} or GND,	IO = 0	3.6 V			40	μA	
∆ICC		One input at V _{CC} – 0.6 V,	Other inputs at V_{CC} or GND	3 V to 3.6 V			750	μA	
Ci	Control inputs	V _I = V _{CC} or GND		3.3 V		4		pF	
C _{io}	A or B ports	V _O = V _{CC} or GND		3.3 V		8		pF	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] This is the bus-hold maximum dynamic current required to switch the input from one state to another.

 $\$ For I/O ports, the parameter I_OZ includes the input leakage current.



SCES024A - JULY 1995 - REVISED NOVEMBER 1996

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			V _{CC} = 2.5 V ± 0.2 V		V _{CC} =	2.7 V	V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency		0	150	0	150	0	150	MHz
t _W	Dulas duration	LE high	3.3		3.3		3.3		
	Pulse duration	CLK high or low	3.3		3.3		3.3		ns
		Data before CLK↑	2.2		2.1		1.7		
t _{su}	Setup time	Data before LE \downarrow , CLK high	1.9		1.6		1.5		ns
		Data before LE \downarrow , CLK low	1.3		1.1		1		
t _h	I lold time	Data after CLK↑	0.6		0.6		0.7		
	Hold time	Data after LE \downarrow , CLK high or low	1.4		1.7		1.4		ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.2		V _{CC} =	2.7 V	۲ <mark>0.5 v_{cc} =</mark>	3.3 V 3 V	UNIT	
	(INFOT)	(001P01)	MIN	MAX	MIN	MAX	MIN	MAX	MHz	
fmax			150		150		150		MHz	
	A or B	B or A	1.2	5.4		4.5	1	3.9		
^t pd	LE	A or B	1.6	6.3		5.3	1.3	4.6	ns	
	CLK	A or B	1.7	6.7		5.6	1.4	4.9		
ten	OEAB	В	1.1	6.3		5.3	1	4.6	ns	
^t dis	OEAB	В	2.2	6.4		5.7	1.4	5	ns	
ten	OEBA	А	1.4	6.8		6	1.1	5	ns	
^t dis	OEBA	А	2	5.5		4.6	1.3	4.2	ns	

operating characteristics, $T_A = 25^{\circ}C$


PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT	
			TYP	TYP		
		Outputs enabled		44	54	۶F
Cpd	C _{pd} Power dissipation capacitance	Outputs disabled	C _L = 50 pF, f = 10 MHz	6	6	рг



SCES024A - JULY 1995 - REVISED NOVEMBER 1996




- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .
 - · _... · ·.._ po





SCES024A - JULY 1995 - REVISED NOVEMBER 1996



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PIZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PIH} and t_{PHI} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated