DGG OR DL PACKAGE

(TOP VIEW)

SCES022B - JULY 1995 - REVISED JULY 1997

- Member of the Texas Instruments Widebus+™ Family
- EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- UBE[™] (Universal Bus Exchanger) Allows Synchronous Data Exchange
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 9-bit, 4-port universal bus exchanger is designed for 2.3-V to 3.6-V V_{CC} operation.

The SN74ALVCH16409 allows synchronous data exchange between four different buses. Data flow is controlled by the select (SEL0–SEL4) inputs. A data-flow state is stored on the rising edge of the clock (CLK) input if the select-enable (SELEN) input is low. Once a data-flow state has been established, data is stored in the flip-flop on the rising edge of CLK if SELEN is high.

The data-flow control logic is designed to allow glitch-free data transmission.

When preset (PRE) transitions high, the outputs are disabled immediately without waiting for a clock pulse. To leave the high-impedance state, both PRE and SELEN must be low and a clock pulse must be applied.

To ensure the high-impedance state during power up or power down, \overline{PRE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16409 is characterized for operation from -40°C to 85°C.

PRE 56 CLK 55 SELEN SEL0 2 1A1 🛮 3 54**∏** 1B1 GND [] 4 53 GND 1A2 **∏** 5 52**∏** 1B2 1A3 🛮 6 51 1B3 50 V_{CC} V_{CC} \square 7 1A4 🛮 8 49**∏** 1B4 1A5 🛮 9 48 **1** 1B5 1A6 10 47 1B6 GND [] 11 46 GND 45**∏** 1B7 1A7 | 12 1A8 🛮 13 44 🛮 1B8 43 1B9 1A9 🛮 14 2A1 15 42 2B1 2A2 16 41 **∏** 2B2 17 2A3 | 1 40 **∏** 2B3 GND 18 39 GND 38 1 2B4 2A4 1 19 2A5 **∏** 20 37**∏** 2B5 2A6 21 36 2B6 V_{CC} **□** 22 35 V_{CC} 2A7 23 34 🛛 2B7 2A8 🛮 24 33 **∏** 2B8 GND ∏25 32 **∏** GND 2A9 26 31 **∏** 2B9 SEL1 [] 27 30 SEL4 SEL2 28 29 **∏** SEL3



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC, UBE, and Widebus+ are trademarks of Texas Instruments Incorporated.



Function Tables

FUNCTION

	INPUTS	OUTPUT
CLK	SEND PORT	RECEIVE PORT
Х	X	_{B0} †
Х	L	L
Х	Н	Н
1	L	L
1	Н	Н
Н	X	В ₀ †
L	X	_{B0} †

[†]Output level before the indicated steady-state input conditions established



Function Tables (Continued)


DATA-FLOW CONTROL

			INPU	ITS				DATA FLOW
PRE	SELEN	CLK	SEL0	SEL1	SEL2	SEL3	SEL4	DATA FLOW
Н	Х	Χ	Х	Х	Х	Χ	Χ	All outputs disabled
L	Н	1	Х	Χ	Χ	Χ	Χ	No change
L	L	1	0	0	0	0	0	None, all I/Os off
L	L	1	0	0	0	0	1	Not used
L	L	\uparrow	0	0	0	1	0	Not used
L	L	1	0	0	0	1	1	Not used
L	L	1	0	0	1	0	0	Not used
L	L	1	0	0	1	0	1	Not used
L	L	1	0	0	1	1	0	Not used
L	L	1	0	0	1	1	1	Not used
L	L	1	0	1	0	0	0	2A to 1A and 1B to 2B
L	L	1	0	1	0	0	1	2A to 1A
L	L	1	0	1	0	1	0	2B to 1B
L	L	1	0	1	0	1	1	2A to 1A and 2B to 1B
L	L	1	0	1	1	0	0	1A to 2A and 1B to 2B
L	L	1	0	1	1	0	1	1A to 2A
L	L	\uparrow	0	1	1	1	0	1B to 2B
L	L	1	0	1	1	1	1	1A to 2A and 2B to 1B
L	L	1	1	0	0	0	0	1A to 1B and 2B to 2A
L	L	1	1	0	0	0	1	1A to 1B
L	L	1	1	0	0	1	0	2A to 2B
L	L	1	1	0	0	1	1	1A to 1B and 2A to 2B
L	L	1	1	0	1	0	0	1B to 1A and 2A to 2B
L	L	1	1	0	1	0	1	1B to 1A
L	L	\uparrow	1	0	1	1	0	2B to 2A
L	L	1	1	0	1	1	1	1B to 1A and 2B to 2A
L	L	1	1	1	0	0	0	2B to 1A and 2A to 1B
L	L	1	1	1	0	0	1	1B to 2A
L	L	1	1	1	0	1	0	2B to 1A
L	L	1	1	1	0	1	1	2B to 1A and 1B to 2A
L	L	1	1	1	1	0	0	1A to 2B and 1B to 2A
L	L	1	1	1	1	0	1	1A to 2B
L	L	1	1	1	1	1	0	2A to 1B
L	L	1	1	1	1	1	1	1A to 2B and 2A to 1B



SCES022B - JULY 1995 - REVISED JULY 1997

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

	0.51// 4.01/
Supply voltage range, V _{CC}	
Input voltage range, V _I : Except I/O ports (see Note 1)	
I/O ports (see Notes 1 and 2)	0.5 V to V _{CC} + 0.5 V
Output voltage range, VO (see Notes 1 and 2)	0.5 V to V _{CC} + 0.5 V
Input clamp current, $I_{ K }(V_{ } < 0)$	
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T _{stq}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This value is limited to 4.6 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.



recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vcc	Supply voltage		2.3	3.6	V
	High level input valtage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		V
VIH	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V
\/	Low-level input voltage $ \frac{\text{V}_{CC} = 2.7 \text{ V to } 3.6 \text{ V}}{\text{V}_{CC} = 2.3 \text{ V to } 2.7 \text{ V}} $			0.8	V
VIL				0.7	V
٧ _I	Input voltage		0	VCC	V
٧o	Output voltage		0	VCC	V
		$V_{CC} = 2.3 \text{ V}$		-12	
ІОН	High-level output current	$V_{CC} = 2.7 \text{ V}$		-12	mA
		V _{CC} = 3 V		-24	
		$V_{CC} = 2.3 \text{ V}$		12	
lOL	Low-level output current	$V_{CC} = 2.7 \text{ V}$		12	mA
			24		
Δt/Δν	Input transition rise or fall rate		0	10	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST C	TEST CONDITIONS		MIN	TYP†	MAX	UNIT	
		I _{OH} = -100 μA		2.3 V to 3.6 V	V _{CC} -0.2				
Vон	$I_{OH} = -6 \text{ mA},$	V _{IH} = 1.7 V	2.3 V	2					
		V _{IH} = 1.7 V	2.3 V	1.7			V		
	I _{OH} = -12 mA	V 2.V	2.7 V	2.2			V		
		V _{IH} = 2 V	3 V	2.4					
		$I_{OH} = -24 \text{ mA},$	V _{IH} = 2 V	3 V	2				
	$I_{OL} = 100 \mu A$,		2.3 V to 3.6 V			0.2			
		$I_{OL} = 6 \text{ mA},$	V _{IL} = 0.7 V	2.3 V			0.4		
VOL		lα. 40 mΛ	V _{IL} = 0.7 V	2.3 V			0.7	V	
	I _{OL} = 12 mA	V _{IL} = 0.8 V	2.7 V			0.4			
		I _{OL} = 24 mA,	V _{IL} = 0.8 V	3 V			0.55		
II		$V_I = V_{CC}$ or GND		3.6 V			±5	μΑ	
		V _I = 0.7 V		2.3 V	45				
		V _I = 1.7 V		2.3 V	-45				
I _{I(hold)})	V _I = 0.8 V	3 V	75			μΑ		
, ,		V _I = 2 V		3 V	-75				
		$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$	3.6 V			±500			
loz§		$V_O = V_{CC}$ or GND		3.6 V			±10	μΑ	
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μΑ	
∆lcc		One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μΑ	
Ci	Control inputs	$V_I = V_{CC}$ or GND		3.3 V		4		pF	
C _{io}	A or B ports	$V_O = V_{CC}$ or GND		3.3 V		8		pF	

[†] All typical values are measured at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[§] For I/O ports, the parameter IOZ includes the input leakage current.



[‡] This is the bus-hold maximum dynamic current required to switch the input from one state to another.

SN74ALVCH16409 9-BIT, 4-PORT UNIVERSAL BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES022B - JULY 1995 - REVISED JULY 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

				V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V	
			MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency		0	120	0	120	0	120	MHz
t _W	Pulse duration, CLK high or low		4.2		4.2		3		ns
		A or B before CLK↑	1.9		1.9		1.4		ns
۱.	Setup time	SEL before CLK↑	5.1		4.2		3.5		
t _{su}		SELEN before CLK↑	2.5		2.5		1.8		
		PRE before CLK↑	1		1		0.7		
		A or B after CLK↑	0.8		0.8		1		
th	Hold time	SEL after CLK↑	0		0		0		ns
		SELEN after CLK↑	0.5		0.5		0.8		

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figures 1 and 2)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
	(INTOT)	(0011 01)	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			120		120		120		MHz
t _{pd}	CLK	A or B	2	6.6		5.7	1.5	5.1	ns
t _{en}	CLK	A or B	2.5	7.4		6.3	2	5.7	ns
^t dis	CLK	A or B	3	7.3		6	2	5.7	ns
	PRE	AUIB	3.5	7.7		6.5	2.5	6.1	115

operating characteristics, T_A = 25°C

	PARAMETER	TEST CON	IDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT		
					TYP	TYP		
<u> </u>	Power dissipation capacitance	Outputs enabled	$C_1 = 50 pF$	f = 10 MHz	60	60	pF	
C _{pd}	Fower dissipation capacitance	Outputs disabled	$C_L = 50 \text{ pF},$	I = IU WINZ	60	60	рг	




timing diagram



SCES022B - JULY 1995 - REVISED JULY 1997

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \,\Omega$, $t_f \leq 2.5 \,\text{ns}$, $t_f \leq 2.5 \,\text{ns}$.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F. tpZL and tpZH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.7 V AND 3.3 V \pm 0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq 2.5$ ns, $t_f \leq 2.5$ ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F. tpZL and tpZH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated