

SN74ALVCH16374

16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCES021B – JULY 1995 – REVISED MARCH 1997

- Member of the Texas Instruments **Widebus™** Family
- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 16-bit edge-triggered D-type flip-flop is designed for 2.3-V to 3.6-V V_{CC} operation.

The SN74ALVCH16374 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels at the data (D) inputs. \overline{OE} can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

\overline{OE} does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16374 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE (TOP VIEW)

| | | | |
|------------------|----|----|----------|
| $\overline{1OE}$ | 1 | 48 | 1CLK |
| 1Q1 | 2 | 47 | 1D1 |
| 1Q2 | 3 | 46 | 1D2 |
| GND | 4 | 45 | GND |
| 1Q3 | 5 | 44 | 1D3 |
| 1Q4 | 6 | 43 | 1D4 |
| V_{CC} | 7 | 42 | V_{CC} |
| 1Q5 | 8 | 41 | 1D5 |
| 1Q6 | 9 | 40 | 1D6 |
| GND | 10 | 39 | GND |
| 1Q7 | 11 | 38 | 1D7 |
| 1Q8 | 12 | 37 | 1D8 |
| 2Q1 | 13 | 36 | 2D1 |
| 2Q2 | 14 | 35 | 2D2 |
| GND | 15 | 34 | GND |
| 2Q3 | 16 | 33 | 2D3 |
| 2Q4 | 17 | 32 | 2D4 |
| V_{CC} | 18 | 31 | V_{CC} |
| 2Q5 | 19 | 30 | 2D5 |
| 2Q6 | 20 | 29 | 2D6 |
| GND | 21 | 28 | GND |
| 2Q7 | 22 | 27 | 2D7 |
| 2Q8 | 23 | 26 | 2D8 |
| $\overline{2OE}$ | 24 | 25 | 2CLK |



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated


SN74ALVCH16374
16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCES021B – JULY 1995 – REVISED MARCH 1997

FUNCTION TABLE
(each flip-flop)


| INPUTS | | | OUTPUT Q |
|-----------------|------------|---|-------------|
| \overline{OE} | CLK | D | |
| L | \uparrow | H | H |
| L | \uparrow | L | L |
| L | H or L | X | Q_0 |
| H | X | X | Z |

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SN74ALVCH16374

16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCES021B – JULY 1995 – REVISED MARCH 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| | |
|--|----------------------------|
| Supply voltage range, V_{CC} | –0.5 V to 4.6 V |
| Input voltage range, V_I (see Note 1) | –0.5 V to 4.6 V |
| Output voltage range, V_O (see Notes 1 and 2) | –0.5 V to $V_{CC} + 0.5$ V |
| Input clamp current, I_{IK} ($V_I < 0$) | –50 mA |
| Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) | ±50 mA |
| Continuous output current, I_O ($V_O = 0$ to V_{CC}) | ±50 mA |
| Continuous current through each V_{CC} or GND | ±100 mA |
| Package thermal impedance, θ_{JA} (see Note 3): DGG package | 89°C/W |
| DL package | 94°C/W |
| Storage temperature range, T_{stg} | –65°C to 150°C |

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

| | | MIN | MAX | UNIT |
|---------------------|------------------------------------|----------------------------------|----------|------|
| V_{CC} | Supply voltage | 2.3 | 3.6 | V |
| V_{IH} | High-level input voltage | $V_{CC} = 2.3$ V to 2.7 V 1.7 | | V |
| | | $V_{CC} = 2.7$ V to 3.6 V 2 | | |
| V_{IL} | Low-level input voltage | $V_{CC} = 2.3$ V to 2.7 V 0.7 | | V |
| | | $V_{CC} = 2.7$ V to 3.6 V 0.8 | | |
| V_I | Input voltage | 0 | V_{CC} | V |
| V_O | Output voltage | 0 | V_{CC} | V |
| I_{OH} | High-level output current | $V_{CC} = 2.3$ V –12 | | mA |
| | | $V_{CC} = 2.7$ V –12 | | |
| | | $V_{CC} = 3$ V –24 | | |
| I_{OL} | Low-level output current | $V_{CC} = 2.3$ V 12 | | mA |
| | | $V_{CC} = 2.7$ V 12 | | |
| | | $V_{CC} = 3$ V 24 | | |
| $\Delta t/\Delta v$ | Input transition rise or fall rate | 0 | 10 | ns/V |
| T_A | Operating free-air temperature | –40 | 85 | °C |

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

SN74ALVCH16374

16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP

WITH 3-STATE OUTPUTS

SCES021B – JULY 1995 – REVISED MARCH 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | V _{CC} | MIN | TYP† | MAX | UNIT |
|-----------------------|--|---|-----------------|-----------------------|------|-----|------|
| V _{OH} | I _{OH} = -100 µA | | 2.3 V to 3.6 V | V _{CC} - 0.2 | | | V |
| | I _{OH} = -6 mA, V _{IH} = 1.7 V | | 2.3 V | 2 | | | |
| | I _{OH} = -12 mA | V _{IH} = 1.7 V | 2.3 V | 1.7 | | | |
| | | V _{IH} = 2 V | 2.7 V | 2.2 | | | |
| | I _{OH} = -24 mA, V _{IH} = 2 V | | 3 V | 2.4 | | | |
| V _{OL} | I _{OL} = 100 µA | | 2.3 V to 3.6 V | 0.2 | | | V |
| | I _{OL} = 6 mA, V _{IL} = 0.7 V | | 2.3 V | 0.4 | | | |
| | I _{OL} = 12 mA | V _{IL} = 0.7 V | 2.3 V | 0.7 | | | |
| | | V _{IL} = 0.8 V | 2.7 V | 0.4 | | | |
| | I _{OL} = 24 mA, V _{IL} = 0.8 V | | 3 V | 0.55 | | | |
| I _I | V _I = V _{CC} or GND | | 3.6 V | ±5 | | | µA |
| I _I (hold) | V _I = 0.7 V | | 2.3 V | 45 | | | µA |
| | V _I = 1.7 V | | 2.3 V | -45 | | | |
| | V _I = 0.8 V | | 3 V | 75 | | | |
| | V _I = 2 V | | 3 V | -75 | | | |
| | V _I = 0 to 3.6 V† | | 3.6 V | ±500 | | | |
| I _{OZ} | V _O = V _{CC} or GND | | 3.6 V | ±10 | | | µA |
| I _{CC} | V _I = V _{CC} or GND, I _O = 0 | | 3.6 V | 40 | | | µA |
| ΔI _{CC} | One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND | | 3 V to 3.6 V | 750 | | | µA |
| C _i | Control inputs | V _I = V _{CC} or GND | 3.3 V | 3 | | | pF |
| | Data inputs | | | 6 | | | |
| C _O | Outputs | V _O = V _{CC} or GND | 3.3 V | 7 | | | pF |

† Typical values are measured at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

| | | V _{CC} = 2.5 V ± 0.2 V | | V _{CC} = 2.7 V | | V _{CC} = 3.3 V ± 0.3 V | | UNIT |
|--------------------|---------------------------------|------------------------------------|-----|-------------------------|-----|------------------------------------|-----|------|
| | | MIN | MAX | MIN | MAX | MIN | MAX | |
| f _{clock} | Clock frequency | 0 | 150 | 0 | 150 | 0 | 150 | MHz |
| t _w | Pulse duration, CLK high or low | 3.3 | | 3.3 | | 3.3 | | ns |
| t _{su} | Setup time, data before CLK↑ | 2.1 | | 2.2 | | 1.9 | | ns |
| t _h | Hold time, data after CLK↑ | 0.6 | | 0.5 | | 0.5 | | ns |



SN74ALVCH16374
16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCES021B – JULY 1995 – REVISED MARCH 1997

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$ | | $V_{CC} = 2.7\text{ V}$ | | $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ | | UNIT |
|------------|-----------------|----------------|--|-----|-------------------------|-----|--|-----|------|
| | | | MIN | MAX | MIN | MAX | MIN | MAX | |
| f_{\max} | | | 150 | | 150 | | 150 | | MHz |
| t_{pd} | CLK | Q | 1 | 5.9 | 4.9 | | 1 | 4.2 | ns |
| t_{en} | \overline{OE} | Q | 1 | 6.7 | 5.9 | | 1 | 4.8 | ns |
| t_{dis} | \overline{OE} | Q | 1.7 | 5.5 | 4.7 | | 1.2 | 4.3 | ns |

operating characteristics, $T_A = 25^\circ\text{C}$

| PARAMETER | | | TEST CONDITIONS | V _{CC} = 2.5 V ± 0.2 V | V _{CC} = 3.3 V ± 0.3 V | UNIT |
|-----------------|-------------------------------|------------------|---------------------------------------|------------------------------------|------------------------------------|------|
| | | | | TYP | TYP | |
| C _{pd} | Power dissipation capacitance | Outputs enabled | C _L = 50 pF, f = 10 MHz | 31 | 30 | pF |
| | | Outputs disabled | | 16 | 18 | |

SN74ALVCH16374


16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP

WITH 3-STATE OUTPUTS

SCES021B – JULY 1995 – REVISED MARCH 1997



PARAMETER MEASUREMENT INFORMATION

$$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$$




LOAD CIRCUIT



| TEST | S1 |
|-------------------|-------|
| t_{pd} | Open |
| t_{PLZ}/t_{PZL} | 4.6 V |
| t_{PHZ}/t_{PZH} | GND |




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PHL} and t_{PLH} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms


SN74ALVCH16374

16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCES021B – JULY 1995 – REVISED MARCH 1997

PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\text{ }\Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PHL} and t_{PLH} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.