DGG OR DL PACKAGE

(TOP VIEW)

SCES020A - JULY 1995 - REVISED NOVEMBER 1996

- Member of the Texas Instruments Widebus™ Family
- EPIC ™ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-833, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

#### description

This 16-bit transparent D-type latch is designed for 2.3-V to 3.6-V  $V_{CC}$  operation.

The SN74ALVCH16373 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. This device can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

48 1 1LE 10E L 1Q1 <u>| 1</u>2 47 U 1D1 46 🛛 1D2 1Q2 **3** GND 4 45 GND 1Q3 🛮 5 44**∐** 1D3 1Q4 **[**]6 43 1 1D4 V<sub>CC</sub> **[**]7 42 🛮 V<sub>CC</sub> 1Q5 🛮 8 41 1D5 1Q6 🛮 9 40 D6 GND 110 39 | GND 1Q7 **[**] 11 38 1 1D7 1Q8 🛮 12 37 🛮 1D8 2Q1 **1**13 36 2D1 2Q2 **[**] 14 35 | 2D2 GND [] 15 34 | GND 2Q3 🛮 16 33 D3 32 2D4 2Q4 **[**] 17 V<sub>CC</sub> [] 18 31 V<sub>CC</sub> 2Q5 🛮 19 30 2D5 2Q6 🛮 20 29 2D6 GND [] 21 28 GND 2Q7 []22 27 2D7 26 2D8 2Q8 [] 23 2<del>OE</del> 24 25 2LE

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.  $\overline{OE}$  does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16373 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16373 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC and Widebus are trademarks of Texas Instruments Incorporated.



#### **FUNCTION TABLE** (each 8-bit section)


	INPUTS	OUTPUT	
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	$Q_0$
Н	X	Χ	Z

## logic symbol†




#### <sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



**To Seven Other Channels** 



**To Seven Other Channels** 

SCES020A - JULY 1995 - REVISED NOVEMBER 1996

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	
Input voltage range, V <sub>I</sub> (see Note 1)	–0.5 V to 4.6 V
Output voltage range, VO (see Notes 1 and 2)	$-0.5$ V to $V_{CC}$ + $0.5$ V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±50 mA
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Maximum power dissipation at T <sub>A</sub> = 55°C (in still air) (see Note 3): DGG package	0.85 W
DL package	1.2 W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 2. This value is limited to 4.6 V maximum.
  - 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Vcc	Supply voltage		2.3	3.6	V	
	High-level input voltage $ \frac{V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}}{V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}} $		1.7		V	
VIH			2		V	
V	Low level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V		0.7	V	
V <sub>IL</sub>	Low-level input voltage $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$			0.8	V	
٧ <sub>I</sub>	Input voltage		0	VCC	V	
٧o	Output voltage		0	VCC	V	
		V <sub>CC</sub> = 2.3 V		-12		
IОН	High-level output current	$V_{CC} = 2.7 \text{ V}$		-12	mA	
		V <sub>CC</sub> = 3 V		-24		
		V <sub>CC</sub> = 2.3 V		12		
lOL	Low-level output current	V <sub>CC</sub> = 2.7 V		12	mA	
			24			
Δt/Δν	Input transition rise or fall rate		0	10	ns/V	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C	

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



## **SN74ALVCH16373 16-BIT TRANSPARENT D-TYPE LATCH** WITH 3-STATE OUTPUTS SCES020A – JULY 1995 – REVISED NOVEMBER 1996

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		VCC	MIN	TYP†	MAX	UNIT	
		I <sub>OH</sub> = -100 μA		2.3 V to 3.6 V	V <sub>CC</sub> -0	.2			
		I <sub>OH</sub> = -6 mA	V <sub>IH</sub> = 1.7 V	2.3 V	2				
\/o			V <sub>IH</sub> = 1.7 V	2.3 V	1.7			V	
VOH		I <sub>OH</sub> = -12 mA	V <sub>IH</sub> = 2 V	2.7 V	2.2			v	
			V <sub>IH</sub> = 2 V	3 V	2.4				
		I <sub>OH</sub> = -24 mA	V <sub>IH</sub> = 2 V	3 V	2				
		I <sub>OL</sub> = 100 μA		2.3 V to 3.6 V			0.2		
		I <sub>OL</sub> = 6 mA	V <sub>IL</sub> = 0.7 V	2.3 V			0.4		
VOL		I <sub>OL</sub> = 12 mA	V <sub>IL</sub> = 0.7 V	2.3 V			0.7	V	
		I <sub>OL</sub> = 12 mA	V <sub>IL</sub> = 0.8 V	2.7 V			0.4		
		I <sub>OL</sub> = 24 mA	V <sub>IL</sub> = 0.8 V	3 V			0.55		
lį		V <sub>I</sub> = V <sub>CC</sub> or GND		3.6 V			±5	μΑ	
		$V_{I} = 0.7 \text{ V}$ $V_{I} = 1.7 \text{ V}$ $V_{I} = 0.8 \text{ V}$		2.3 V	45				
				3 V	-45			μА	
I <sub>I(hold)</sub>				3 V	75				
		V <sub>I</sub> = 2 V		3 V	-75	-		1	
		$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$		3.6 V			±500		
I <sub>OZ</sub>		$V_O = V_{CC}$ or GND		3.6 V			±10	μΑ	
Icc		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μΑ	
Δlcc		One input at V <sub>CC</sub> – 0.6 V,	Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V			750	μΑ	
C.	Control inputs	Vi – Va a or CND		0.01/		3		»E	
Ci	Data inputs	V <sub>I</sub> = V <sub>CC</sub> or GND		3.3 V	6			pF	
Co	Outputs	$V_O = V_{CC}$ or GND		3.3 V		7		pF	



<sup>†</sup> Typical values are measured at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. ‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

		V <sub>CC</sub> = 2.5 V ± 0.2 V		$\begin{array}{c c} V_{\text{CC}} = 2.5 \text{ V} \\ \pm 0.2 \text{ V} \end{array}  V_{\text{CC}} = 2.7 \text{ V}$		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
			MAX	MIN	MAX	MIN	MAX	
t <sub>W</sub>	Pulse duration, LE high or low	3.3		3.3		3.3		ns
t <sub>su</sub>	Setup time, data before LE↓	1		1		1.1		ns
th	Hold time, data after LE↓	1.5		1.7		1.4		ns


# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
	(INPOT) (GOTPOT)	MIN	MAX	MIN	MAX	MIN	MAX		
4 .	D	Q	1	5.1		4.3	1.1	3.6	20
<sup>t</sup> pd	LE	Q	1	5.5		4.6	1	3.9	ns
<sup>t</sup> en	ŌE	Q	1	6.5		5.7	1	4.7	ns
<sup>t</sup> dis	ŌĒ	Q	1.9	5.3		4.5	1.4	4.1	ns

## operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST CONDITIONS	V <sub>CC</sub> = 2.5 V ± 0.2 V	V <sub>CC</sub> = 3.3 V ± 0.3 V	UNIT	
				TYP	TYP		
C .	Power dissipation capacitance	Outputs enabled	C 50 pE	19	22	рF	
C <sub>pd</sub>	rower dissipation capacitance	Outputs disabled	$C_L = 50 \text{ pF},  f = 10 \text{ MHz}$	4	5	рг	

# PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 2.5 V $\pm$ 0.2 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>Dd</sub>.

Figure 1. Load Circuit and Voltage Waveforms



SCES020A - JULY 1995 - REVISED NOVEMBER 1996

# PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 2.7 V AND 3.3 V $\pm$ 0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpZL and tpZH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated