

# SN74ALVCH162268

## 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES018C – AUGUST 1995 – REVISED JULY 1997

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- B-Port Outputs Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

### description

This 12-bit to 24-bit registered bus exchanger is designed for 2.3-V to 3.6-V  $V_{CC}$  operation.

The SN74ALVCH162268 is used for applications where data must be transferred from a narrow high-speed bus to a wide, lower-frequency bus.


The device provides synchronous data exchange between the two ports. Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input when the appropriate clock-enable ( $\overline{CLKEN}$ ) inputs are low. The select ( $\overline{SEL}$ ) line is synchronous with CLK and selects 1B or 2B input data for the A outputs.

For data transfer in the A-to-B direction, a two-stage pipeline is provided in the A-to-1B path with a single storage register in the A-to-2B path. Proper control of these inputs allows two sequential 12-bit words to be presented synchronously as a 24-bit word on the B port. Data flow is controlled by the active-low output enables ( $\overline{OEA}$ ,  $\overline{OEB}$ ). These control terminals are registered so bus direction changes are synchronous with CLK.

The B outputs, which are designed to sink up to 12 mA, include equivalent 26-Ω resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, a clock pulse should be applied as soon as possible and  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Due to  $\overline{OE}$  being routed through a register, the active state of the outputs cannot be determined prior to the arrival of the first clock pulse.

DGG OR DL PACKAGE  
(TOP VIEW)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

# SN74ALVCH162268

## 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER

### WITH 3-STATE OUTPUTS

SCES018C – AUGUST 1995 – REVISED JULY 1997

#### description (continued)

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH162268 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

#### Function Tables

##### OUTPUT ENABLE

INPUTS			OUTPUTS	
CLK	$\overline{\text{OEA}}$	$\overline{\text{OEB}}$	A	1B, 2B
$\uparrow$	H	H	Z	Z
$\uparrow$	H	L	Z	Active
$\uparrow$	L	H	Active	Z
$\uparrow$	L	L	Active	Active

##### A-TO-B STORAGE ( $\overline{\text{OEB}} = \text{L}$ )

INPUTS				OUTPUTS	
$\overline{\text{CLKENA1}}$	$\overline{\text{CLKENA2}}$	CLK	A	1B	2B
H	H	X	X	$1\text{B}_0^{\dagger}$	$2\text{B}_0^{\dagger}$
L	X	$\uparrow$	L	$\text{L}^{\dagger}$	X
L	X	$\uparrow$	H	$\text{H}^{\dagger}$	X
X	L	$\uparrow$	L	X	L
X	L	$\uparrow$	H	X	H

$\dagger$  Two CLK edges are needed to propagate data.

$\ddagger$  Output level before the indicated steady-state input conditions were established

##### B-TO-A STORAGE ( $\overline{\text{OEA}} = \text{L}$ )

INPUTS						OUTPUT A
$\overline{\text{CLKEN1B}}$	$\overline{\text{CLKEN2B}}$	CLK	$\overline{\text{SEL}}$	1B	2B	
H	X	X	H	X	X	$\text{A}_0^{\dagger}$
X	H	X	L	X	X	$\text{A}_0^{\dagger}$
L	X	$\uparrow$	H	L	X	L
L	X	$\uparrow$	H	H	X	H
X	L	$\uparrow$	L	X	L	L
X	L	$\uparrow$	L	X	H	H

$\dagger$  Output level before the indicated steady-state input conditions were established

SCES018C – AUGUST 1995 – REVISED JULY 1997

The diagram illustrates the internal logic of a 12-channel receiver. It features several input signals: CLK (29), CLKEN1B (2), CLKEN2B (27), CLKENA1 (30), CLKENA2 (55), OEB (56), SEL (28), and OEA (1). The address input A1 (8) is also shown. The internal structure includes multiple 1D and CE blocks, inverters, and a multiplexer (G1). The diagram is labeled "1 of 12 Channels", indicating it represents one of the 12 channels in the receiver. The outputs are labeled 1B1 (23) and 2B1 (6).

# SN74ALVCH162268

## 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES018C – AUGUST 1995 – REVISED JULY 1997

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$	–0.5 V to 4.6 V
Input voltage range, $V_I$ : Except I/O ports (see Note 1)	–0.5 V to 4.6 V
I/O ports (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Output voltage range, $V_O$ (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±50 mA
Continuous current through each $V_{CC}$ or GND	±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, $T_{stg}$	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. This value is limited to 4.6 V maximum.  
3. The package thermal impedance is calculated in accordance with JESD 51.

### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage		2.3	3.6	V
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7		V
		$V_{CC} = 2.7$ V to 3.6 V	2		
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V		0.7	V
		$V_{CC} = 2.7$ V to 3.6 V		0.8	
$V_I$	Input voltage		0	$V_{CC}$	V
$V_O$	Output voltage		0	$V_{CC}$	V
$I_{OH}$	A port	$V_{CC} = 2.3$ V		–12	mA
		$V_{CC} = 2.7$ V		–12	
		$V_{CC} = 3$ V		–24	
	B port	$V_{CC} = 2.3$ V		–6	
		$V_{CC} = 2.7$ V		–8	
		$V_{CC} = 3$ V		–12	
$I_{OL}$	A port	$V_{CC} = 2.3$ V		12	mA
		$V_{CC} = 2.7$ V		12	
		$V_{CC} = 3$ V		24	
	B port	$V_{CC} = 2.3$ V		6	
		$V_{CC} = 2.7$ V		8	
		$V_{CC} = 3$ V		12	
$\Delta t/\Delta v$	Input transition rise or fall rate		0	10	ns/V
$T_A$	Operating free-air temperature		–40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

**SN74ALVCH162268**  
**12-BIT TO 24-BIT REGISTERED BUS EXCHANGER**  
**WITH 3-STATE OUTPUTS**

SCES018C – AUGUST 1995 – REVISED JULY 1997

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>OH</sub>	A port	I <sub>OH</sub> = –100 µA	2.3 V to 3.6 V	V <sub>CC</sub> –0.2			V
		I <sub>OH</sub> = –6 mA, V <sub>IH</sub> = 1.7 V	2.3 V	2			
		I <sub>OH</sub> = –12 mA	V <sub>IH</sub> = 1.7 V	2.3 V		1.7	
			V <sub>IH</sub> = 2 V	2.7 V		2.2	
			3 V	2.4			
	B port	I <sub>OH</sub> = –24 mA, V <sub>IH</sub> = 2 V	3 V	2			
		I <sub>OH</sub> = –100 µA	2.3 V to 3.6 V	V <sub>CC</sub> –0.2			
		I <sub>OH</sub> = –4 mA, V <sub>IH</sub> = 1.7 V	2.3 V	1.9			
		I <sub>OH</sub> = –6 mA	V <sub>IH</sub> = 1.7 V	2.3 V		1.7	
			V <sub>IH</sub> = 2 V	3 V		2.4	
V <sub>OL</sub>	A port	I <sub>OL</sub> = 100 µA	2.3 V to 3.6 V	0.2			V
		I <sub>OL</sub> = 6 mA, V <sub>IL</sub> = 0.7 V	2.3 V	0.4			
		I <sub>OL</sub> = 12 mA	V <sub>IL</sub> = 0.7 V	2.3 V		0.7	
			V <sub>IL</sub> = 0.8 V	2.7 V		0.4	
		I <sub>OL</sub> = 24 mA, V <sub>IL</sub> = 0.8 V	3 V	0.55			
	B port	I <sub>OL</sub> = 100 µA	2.3 V to 3.6 V	0.2			
		I <sub>OL</sub> = 4 mA, V <sub>IL</sub> = 0.7 V	2.3 V	0.4			
		I <sub>OL</sub> = 6 mA	V <sub>IL</sub> = 0.7 V	2.3 V		0.55	
			V <sub>IL</sub> = 0.8 V	3 V		0.55	
		I <sub>OL</sub> = 8 mA, V <sub>IL</sub> = 0.8 V	2.7 V	0.6			
I <sub>I</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	3.6 V	±5			µA
		V <sub>I</sub> = 0.7 V	2.3 V	45			
		V <sub>I</sub> = 1.7 V	2.3 V	–45			
		V <sub>I</sub> = 0.8 V	3 V	75			
		V <sub>I</sub> = 2 V	3 V	–75			
I <sub>I(hold)</sub>		V <sub>I</sub> = 0 to 3.6 V‡	3.6 V	±500			µA
I <sub>OZ</sub> §		V <sub>O</sub> = V <sub>CC</sub> or GND	3.6 V	±10			µA
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	3.6 V	40			µA
ΔI <sub>CC</sub>		One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V	750			µA
C <sub>i</sub>	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V	3.5			pF
C <sub>iO</sub>	A or B ports	V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V	9			pF

† All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I<sub>OZ</sub> includes the input-leakage current.

# SN74ALVCH162268

## 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER

### WITH 3-STATE OUTPUTS

SCES018C – AUGUST 1995 – REVISED JULY 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			VCC = 2.5 V ± 0.2 V		VCC = 2.7 V		VCC = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency		0	120	0	125	0	150	MHz
t <sub>w</sub>	Pulse duration, CLK high or low		3.3		3.3		3.3		ns
t <sub>su</sub>	Setup time	A data before CLK↑	4.5		4		3.4		ns
		B data before CLK↑	0.8		1.2		1		
		SEL before CLK↑	1.4		1.6		1.3		
		CLKENA1 or CLKENA2 before CLK↑	3.6		3.4		2.8		
		CLKENB1 or CLKENB2 before CLK↑	3.2		3		2.5		
		OE before CLK↑	4.2		3.9		3.2		
t <sub>h</sub>	Hold time	A data after CLK↑	0		0		0.2		ns
		B data after CLK↑	1.3		1.2		1.3		
		SEL after CLK↑	1		1		1		
		CLKENA1 or CLKENA2 after CLK↑	0.1		0.1		0.4		
		CLKENB1 or CLKENB2 after CLK↑	0.1		0		0.5		
		OE after CLK↑ after CLK↑	0		0		0.2		

switching characteristics over recommended operating free-air temperature range,  $C_L = 50\text{ pF}$  (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 2.5\text{ V}$ $\pm 0.2\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V}$ $\pm 0.3\text{ V}$		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
$f_{\text{max}}$			120		125		150		MHz
$t_{\text{pd}}$	CLK	B	2.1	6.7		5.9	1.8	5.4	ns
		A (1B)	2.1	6.4		5.4	1.7	4.8	
		A (2B)	2.1	6.4		5.3	1.8	4.8	
		A ( $\overline{\text{SEL}}$ )	3	7.9		6.5	2.4	5.8	
$t_{\text{en}}$	CLK	B	2.8	7.7		6.8	2.6	6.1	ns
$t_{\text{dis}}$	CLK	B	3.5	7.4		6.1	2.5	5.9	ns
$t_{\text{en}}$	CLK	A	2.1	6.7		5.6	1.8	5.1	ns
$t_{\text{dis}}$	CLK	A	2.7	6.7		5.4	2.1	5	ns

operating characteristics,  $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	$V_{CC} = 2.5\text{ V}$ $\pm 0.2\text{ V}$	$V_{CC} = 3.3\text{ V}$ $\pm 0.3\text{ V}$	UNIT
			TYP	TYP	
$C_{\text{pd}}$	Power dissipation capacitance	$C_L = 50\text{ pF}$ , $f = 10\text{ MHz}$	87	120	pF
	Outputs enabled Outputs disabled		80.5	118	




# SN74ALVCH162268

## 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES018C – AUGUST 1995 – REVISED JULY 1997


### PARAMETER MEASUREMENT INFORMATION

$$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$$




LOAD CIRCUIT


TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	4.6 V
$t_{PHZ}/t_{PZH}$	GND




VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES

- NOTES:
- $C_L$  includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .
  - The outputs are measured one at a time with one transition per measurement.
  - $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

# SN74ALVCH162268


## 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER

### WITH 3-STATE OUTPUTS

SCES018C – AUGUST 1995 – REVISED JULY 1997

#### PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$



- NOTES:
- $C_L$  includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r \leq 2.5\text{ ns}$ ,  $t_f \leq 2.5\text{ ns}$ .
  - The outputs are measured one at a time with one transition per measurement.
  - $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 2. Load Circuit and Voltage Waveforms

## **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.