SCES017C - JULY 1995 - REVISED APRIL 1997

● Member of the Texas Instruments <i>Widebus</i> ™ Family	DGG OR DL PACKAGE (TOP VIEW)
 EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process 	$ \begin{array}{c c} \hline OEA \\ \hline I \\ LE1B \\ \hline I \\ 2 \\ \hline S5 \\ \hline CLKENA2 \end{array} $
 ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) 	2B3 3 54 2B4 GND 4 53 GND
 Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17 	2B2 [] 5 52 [] 2B5 2B1 [] 6 51 [] 2B6 V _{CC} [] 7 50 [] V _{CC}
 Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors 	A1 [] 8 49 [] 2B7 A2 [] 9 48 [] 2B8 A3 [] 10 47 [] 2B9
 Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages 	GND [11 46] GND A4 [12 45] 2B10 A5 [13 44] 2B11
description	A6 [] 14 43 [] 2B12 A7 [] 15 42 [] 1B12
This 12-bit to 24-bit bus exchanger is designed for 2.3-V to 3.6-V V_{CC} operation.	A8 [] 16 41 [] 1B11 A9 [] 17 40 [] 1B10 GND [] 18 39 [] GND
The SN74ALVCH16271 is intended for applications where two separate data paths must be multiplexed onto, or demultiplexed from, a	A10 19 38 1B9 A11 20 37 1B8 A12 21 36 1B7
single data path. This device is particularly suitable as an interface between conventional DRAMs and high-speed microprocessors.	V _{CC} 22 35 V _{CC} 1B1 23 34 1B6 1B2 24 33 1B5
A data is stored in the internal A-to-B registers on the low-to-high transition of the clock (CLK) input, provided that the clock-enable (CLKENA) inputs are low. Proper control of these inputs allows two	GND 25 32 GND 1B3 26 31 1B4 LE2B 27 30 CLKENA1 SEL 28 29 CLK

Transparent latches in the B-to-A path allow asynchronous operation to maximize memory access throughput. These latches transfer data when the latch-enable (\overline{LE}) inputs are low. The select (\overline{SEL}) line selects 1B or 2B data for the A outputs. Data flow is controlled by the active-low output enables (\overline{OEA} , \overline{OEB}).

To ensure the high-impedance state during power up or power down, the output enables should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16271 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

sequential 12-bit words to be presented as a

24-bit word on the B port.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

SN74ALVCH16271 12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER WITH 3-STATE OUTPUTS SCES017C - JULY 1995 - REVISED APRIL 1997

Function Tables

OUTPUT ENABLE

INP	UTS	OUTPUTS				
OEA	OEB	Α	1B, 2B			
Н	н н		Z			
н	L	Z	Active			
L	Н	Active	Z			
L	L	Active	Active			

A-TO-B STORAGE ($\overline{OEB} = L$)

	OUTI	PUTS			
CLKENA1	CLKENA2	CLK	Α	1B	2B
Н	Н	Х	Х	1B0†	2B0†
L	Х	\uparrow	L	L	х
L	Х	\uparrow	Н	н	х
Х	L	\uparrow	L	Х	L
Х	L	\uparrow	Н	A ₀	н


B-TO-A STORAGE (OEA = L)

-							
	INPUTS						
LE	SEL	1B	2B	A			
Н	Х	Х	Х	A ₀ † A ₀ †			
н	Х	Х	х	A0 [†]			
L	н	L	х	L			
L	н	Н	х	Н			
L	L	Х	L	L			
L	L	Х	Н	Н			

[†] Output level before the indicated steady-state input conditions were established



SCES017C - JULY 1995 - REVISED APRIL 1997



logic diagram (positive logic)



SCES017C - JULY 1995 - REVISED APRIL 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Storage temperature range, T _{stg}	Supply voltage range, V_{CC} Input voltage range, V_{I} : Except I/O ports (see Note 1) I/O ports (see Notes 1 and 2) Output voltage range, V_{O} (see Notes 1 and 2) Input clamp current, I_{IK} ($V_{I} < 0$) Output clamp current, I_{OK} ($V_{O} < 0$ or $V_{O} > V_{CC}$) Continuous output current, I_{O} ($V_{O} = 0$ to V_{CC}) Continuous current through each V_{CC} or GND Package thermal impedance, θ_{JA} (see Note 3): DGG package	$\begin{array}{c} -0.5 \ \text{V to } 4.6 \ \text{V} \\ -0.5 \ \text{V to } V_{CC} + 0.5 \ \text{V} \\ -0.5 \ \text{V to } V_{CC} + 0.5 \ \text{V} \\ -50 \ \text{mA} \\ \pm 50 \ \text{mA} \\ \pm 50 \ \text{mA} \\ -100 \ \text{mA} \\ -81^{\circ}\text{C/W} \end{array}$
	DL package	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vcc	Supply voltage		2.3	3.6	V
		V _{CC} = 2.3 V to 2.7 V	1.7		V
V _{IH} I V _{IL} I V _O O I _{OH} I	High-level input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$	2		v
Ma	V _{CC} = 2.7 V to 3.6 V /I Input voltage	$V_{CC} = 2.3 V \text{ to } 2.7 V$		0.7	V
VIL		$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8	v
VI	Input voltage		0	VCC	V
VO	Output voltage		0	VCC	V
		$V_{CC} = 2.3 V$		-12	
ЮН	High-level output current $V_{CC} = 2.7 V$ $V_{CC} = 3 V$		-12	mA	
		$V_{CC} = 3 V$		-24	
		V _{CC} = 2.3 V		12	
IOL	Low-level output current $V_{CC} = 2.7 V$		12	mA	
	V _{CC} = 3 V			24	
$\Delta t / \Delta v$	Input transition rise or fall rate		0	10	ns/V
ТА	Operating free-air temperature		-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SCES017C - JULY 1995 - REVISED APRIL 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS		Vcc	MIN	түр†	MAX	UNIT
		I _{OH} = -100 μA		2.3 V to 3.6 V		V _{CC} -0.2		
		I _{OH} = -6 mA,	VIH = 1.7 V	2.3 V	2			
Vari			VIH = 1.7 V	2.3 V	1.7			V
∨он		I _{OH} = -12 mA	$\lambda = 2 \lambda$	2.7 V	2.2			v
			V _{IH} = 2 V	3 V	2.4			
		I _{OH} = -24 mA,	V _{IH} = 2 V	3 V	2			
		I _{OL} = 100 μA		2.3 V to 3.6 V			0.2	
		I _{OL} = 6 mA,	V _{IL} = 0.7 V	2.3 V			0.4	
VOL	I _{OL} = 12 mA I _{OL} = 24 mA,	1. 10 mA	V _{IL} = 0.7 V	2.3 V			0.7	V
_		IOT = 15 mA	V _{IL} = 0.8 V	2.7 V			0.4	
		I _{OL} = 24 mA,	V _{IL} = 0.8 V	3 V			0.55	
I		VI = V _{CC} or GND		3.6 V			±5	μA
		V _I = 0.7 V		2.3 V	45			
		VI = 1.7 V		2.3 V	-45			
I _{I(hold)}		V _I = 0.8 V		3 V	75			μA
, ,		V _I = 2 V		3 V	-75			
		$V_{1} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$		3.6 V			±500	
I _{OZ} §		$V_{O} = V_{CC}$ or GND		3.6 V			±10	μA
ICC		$V_{I} = V_{CC}$ or GND,	IO = 0	3.6 V			40	μA
∆ICC		One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μA
Ci	Control inputs	$V_I = V_{CC}$ or GND		3.3 V		3.5		pF
Cio	A or B ports	$V_{O} = V_{CC}$ or GND		3.3 V		9		pF

[†] Typical values are measured at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡]This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter IOZ includes the input leakage current.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			۲ <mark>0.2 × 0.2</mark>		V _{CC} =	2.7 V	= ۷ _{CC} ± 0.3		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX		
fclock	Clock frequency		0	130	0	130	0	130	MHz	
tw	Pulse duration, CLK high or low		3.3		3.3		3.3		ns	
	Setup time	A before CLK↑	2.6		2.1		1.7			
t _{su}		B before LE	1.7		1.5		1.3		ns	
		CLKEN before CLK [↑]	1.6		1.3		1			
		A after CLK↑	0.6		0.6		0.7			
th	Hold time	B after LE	0.9		0.9		1.1		ns	
		CLKEN after CLK↑	1		0.9		0.9			



SN74ALVCH16271 12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER WITH 3-STATE OUTPUTS SCES017C - JULY 1995 - REVISED APRIL 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figures 1 and 2)


PARAMETER	FROM (INPUT)			2.5 V 2 V	V _{CC} =	2.7 V	= ۷ _{CC} ± 0.3	3.3 V 3 V	UNIT
	(INPUT) (OUTPUT)	(001F01)	MIN	MAX	MIN	MAX	MIN	MAX	
fmax			130		130		130		MHz
	CLK	В	1.3	6.2		5	1	4.3	
↓ .	В		1.4	5.9		4.7	1.4	4	ns
^t pd	LE	A	1.4	6.6		5.9	1.4	4.8	115
	SEL		1.6	7		6.2	1.3	5.2	
ten	OEB or OEA	B or A	1	6.5		6.1	1	5.1	ns
^t dis	OEB or OEA	B or A	2	5.6		4.6	1.7	4.2	ns

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER					TEST CONDITIONS					V_{CC} = 3.3 V ± 0.3 V	UNIT
							TYP	ТҮР			
		Power dissipation capacitance	A to B	Outputs enabled		92	105	рF			
	C .		AIUB	Outputs disabled		f 10 MU	61	76	рг		
	C _{pd}		B to A Outputs enabled	$C_{L} = 0,$	f = 10 MHz	39	43	٥F			
			BIOA	Outputs disabled			11	13	ρr		



SCES017C - JULY 1995 - REVISED APRIL 1997




- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tPHL and tPLH are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



SCES017C - JULY 1995 - REVISED APRIL 1997



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. tPHL and tPLH are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated