## SN74ALVCH162820 3.3-V 10-BIT FLIP-FLOP WITH DUAL OUTPUTS AND 3-STATE OUTPUTS

SCES012A - JULY 1995 - REVISED NOVEMBER 1996

- Member of the Texas Instruments
  Widebus™ Family
- EPIC ™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Output Ports Have Equivalent 26- $\Omega$  Series Resistors, So No External Resistors Are Required.
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 10-bit flip-flop is designed for 2.3-V to 3.6-V  $V_{CC}$  operation.

The SN74ALVCH162820 flip-flops are edgetriggered D-type flip-flops. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs.

A buffered output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state,

#### DGG OR DL PACKAGE (TOP VIEW)



NC - No internal connection

the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The outputs, which are designed to sink up to 12 mA, include  $26-\Omega$  resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.



SCES012A - JULY 1995 - REVISED NOVEMBER 1996

## description (continued)

The SN74ALVCH162820 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.


The SN74ALVCH162820 is characterized for operation from -40°C to 85°C.

### **FUNCTION TABLE** (each flip-flop)

	INPUTS	OUTPUT	
OE <sub>n</sub> †	CLK	D	Q
L	1	Н	Н
L	$\uparrow$	L	L
L	L	Χ	$Q_0$
Н	Χ	Χ	Z

†n = 1.2

## logic diagram (positive logic)



To Nine Other Channels

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (see Note 1)	0.5 V to 4.6 V
Output voltage range, V <sub>O</sub> (see Notes 1 and 2)	$\dots$ -0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>CC</sub> )	±50 mA
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Maximum power dissipation at T <sub>A</sub> = 55°C (in still air) (see Note 3): DGG package	e 1 W
DL package	1.4 W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 2. This value is limited to 4.6 V maximum.
  - 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book.



## SN74ALVCH162820 3.3-V 10-BIT FLIP-FLOP WITH DUAL OUTPUTS AND 3-STATE OUTPUTS SCES012A – JULY 1995 – REVISED NOVEMBER 1996

## recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
VCC	Supply voltage		2.3	3.6	V
V	High-level input voltage $ \frac{V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}}{V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}} $		1.7		V
VIH			2		V
.,	Low level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
VIL	Low-level input voltage $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$			0.8	V
٧ <sub>I</sub>	Input voltage		0	Vcc	V
٧o	Output voltage		0	VCC	V
		V <sub>CC</sub> = 2.3 V		-6	
IОН	High-level output current	$V_{CC} = 2.7 \text{ V}$		-8	mA
		V <sub>CC</sub> = 3 V		-12	
		V <sub>CC</sub> = 2.3 V		6	
lOL	Low-level output current V <sub>CC</sub> = 2.7 V	V <sub>CC</sub> = 2.7 V		8	mA
	V <sub>CC</sub> = 3 V			12	
Δt/Δν	Input transition rise or fall rate		0	10	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

## SN74ALVCH162820 3.3-V 10-BIT FLIP-FLOP WITH DUAL OUTPUTS AND 3-STATE OUTPUTS SCES012A – JULY 1995 – REVISED NOVEMBER 1996

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

F	PARAMETER	TEST CO	NDITIONS	Vcc	CC MIN TYPT MAX		UNIT		
		I <sub>OH</sub> = -100 μA		2.3 V to 3.6 V	V <sub>CC</sub> -0	.2			
		$I_{OH} = -4 \text{ mA},$	V <sub>IH</sub> = 1.7 V	2.3 V	1.9				
\/~··		Jan. 6 mA	V <sub>IH</sub> = 1.7 V	2.3 V	1.7			V	
VOH		$I_{OH} = -6 \text{ mA}$	V <sub>IH</sub> = 2 V	3 V	2.4			V	
		$I_{OH} = -8 \text{ mA},$	V <sub>IH</sub> = 2 V	2.7 V	2			l	
		$I_{OH} = -12 \text{ mA},$	V <sub>IH</sub> = 2 V	3 V	2				
		I <sub>OL</sub> = 100 μA		2.3 V to 3.6 V			0.2		
	$I_{OL} = 4 \text{ mA},$	$V_{IL} = 0.7 V$	2.3 V			0.4			
\/o.		101 - 6 m/	V <sub>IL</sub> = 0.7 V	2.3 V			0.55	V	
VOL		I <sub>OL</sub> = 6 mA	V <sub>IL</sub> = 0.8 V	3 V			0.55	ľ	
		$I_{OL} = 8 \text{ mA},$	V <sub>IL</sub> = 0.8 V	2.7 V			0.6		
		I <sub>OL</sub> = 12 mA,	V <sub>IL</sub> = 0.8 V	3 V			0.8		
lį		$V_I = V_{CC}$ or GND		3.6 V			±5	μΑ	
		V <sub>I</sub> = 0.7 V		2.3 V	45				
		V <sub>I</sub> = 1.7 V		2.3 V	-45			μА	
I <sub>I(hold)</sub>		V <sub>I</sub> = 0.8 V		3 V	75	-			
` '		V <sub>I</sub> = 2 V			-75				
		$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$		3.6 V			±500		
loz		$V_O = V_{CC}$ or GND		3.6 V			±10	μΑ	
Icc		$V_I = V_{CC}$ or GND,	I <sub>O</sub> = 0	3.6 V			40	μΑ	
ΔICC		One input at V <sub>CC</sub> – 0.6 V,	Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V			750	μА	
C.	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND		3.3 V		3.5		pF	
Ci	Data inputs	V <sub>I</sub> = V <sub>CC</sub> or GND		3.3 V		6		pF	
Co	Outputs	$V_I = V_{CC}$ or GND		3.3 V		7		pF	



<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. ‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

## SN74ALVCH162820 3.3-V 10-BIT FLIP-FLOP WITH DUAL OUTPUTS AND 3-STATE OUTPUTS

SCES012A - JULY 1995 - REVISED NOVEMBER 1996

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		V <sub>CC</sub> =	2.5 V 2 V	V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency	0	150	0	150	0	150	MHz
t <sub>W</sub>	Pulse duration, CLK high or low	3.3		3.3		3.3		ns
t <sub>su</sub>	Setup time, data before CLK↑	1.7		1.8		1.4		ns
t <sub>h</sub>	Hold time, data after CLK↑	1.1		1.1		1		ns


# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 2.5 V ± 0.2 V		$V_{CC} = 2.5 \text{ V}  \pm 0.2 \text{ V} $ $V_{CC} = 2.7$		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
	(INFOT)	(001P01)	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			150		150		150		MHz
t <sub>pd</sub>	CLK	Q	1	7		6.2	1	5.4	ns
t <sub>en</sub>	ŌĒ	Q	1	7.4		6.8	1	5.6	ns
<sup>t</sup> dis	ŌE	Q	1.3	6.4		5.5	1	5	ns

## operating characteristics, T<sub>A</sub> = 25°C

	PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 2.5 V ± 0.2 V	V <sub>CC</sub> = 3.3 V ± 0.3 V	UNIT	
				TYP	TYP		
C <sub>pd</sub> Power dissipation capacitar	Dower dissipation conscitance	Outputs enabled	C 50 pE f _ 10 MHz	68	66	ne l	
	rower dissipation capacitance	Outputs disabled	$C_L = 50 \text{ pF}, f = 10 \text{ MHz}$	39	47	pF	

## PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 2.5 V $\pm$ 0.2 V




- NOTES: A. C<sub>I</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpl 7 and tpHZ are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tpHL and tpLH are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



## PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 2.7 V AND 3.3 V $\pm$ 0.3 V



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpZL and tpZH are the same as ten.
- G. tpHL and tpLH are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated