DGG PACKAGE **Member of the Texas Instruments** (TOP VIEW) Widebus+<sup>™</sup> Family **EPIC**<sup>™</sup> (Enhanced-Performance Implanted 1CLKENAB 64 1 1CLKENBA **CMOS) Submicron Process** LEAB 63 LEBA **UBT**<sup>™</sup> (Universal Bus Transceiver) CLKAB 62 CLKBA **Combines D-Type Latches and D-Type** 1ERRA 4 61 1 1ERRB Flip-Flops for Operation in Transparent, 1APAR 5 60 1 1BPAR Latched, or Clocked Mode GND 6 59 GND **Simultaneously Generates and Checks** • 1A1 **1**7 58 1 1B1 Parity 1A2 🛿 8 57 1 1B2 • **Option to Select Generate Parity and Check** 1A3 🛛 9 56 31B3 or Feed-Through Data/Parity in A-to-B or 55 VCC **B-to-A Directions** 1Ă4 🚺 11 54 1 1B4 ESD Protection Exceeds 2000 V Per 1A5 12 53 B1B5 1A6 🛛 13 52 31B6 MIL-STD-883, Method 3015; Exceeds GND 114 51 GND 200 V Using Machine Model (C = 200 pF, 50 **1** 1B7 R = 0) 1A7 115 1A8 🛛 16 49 **1**B8 • Latch-Up Performance Exceeds 250 mA 2A1 17 48 **2**B1 Per JEDEC Standard JESD-17 2A2 18 47 1 2B2 Bus Hold on Data Inputs Eliminates the . GND 19 46 🛛 GND Need for External Pullup/Pulldown 2A3 **1**20 45 **1** 2B3 Resistors 2A4 21 44 🛛 2B4 Packaged in Thin Shrink Small-Outline 2A5 22 43 2B5 Package V<sub>CC</sub> 23 42 VCC 2A6 24 41 🛛 2B6 description 2A7 25 40 2B7 2A8 **1**26 39 2B8 This 18-bit (dual-octal) noninverting registered GND 27 38 GND transceiver is designed for 2.3-V to 3.6-V VCC operation. 2APAR  $\prod 28$ 37 2BPAR 2ERRA 36 2ERRB 29 The SN74ALVCH16901 is a dual 9-bit to dual 9-bit OEAB П зо 35 OEBA parity transceiver with registers. The device can SEL **1**31 34 ODD/EVEN operate as a feed-through transceiver or it can 2CLKENAB 32 33 2CLKENBA generate/check parity from the two 8-bit data

The SN74ALVCH16901 features independent clock (CLKAB or CLKBA), latch-enable (LEAB or LEBA), and dual 9-bit clock-enable (CLKENAB or CLKENBA) inputs. It also provides parity-enable (SEL) and parity-select (ODD/EVEN) inputs and separate error-signal (ERRA or ERRB) outputs for checking parity. The direction of data flow is controlled by OEAB and OEBA. When SEL is low, the parity functions are enabled. When SEL is high, the parity functions are disabled and the device acts as an 18-bit registered transceiver.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus+, EPIC, and UBT are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

buses in either direction.



Copyright © 1996, Texas Instruments Incorporated

SCES010B - JULY 1995 - REVISED NOVEMBER 1996

#### description (continued)

The SN74ALVCH16901 is available in TI's thin shrink small-outline (DGG) package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16901 is characterized for operation from -40°C to 85°C.

## block diagram





	FUNCTION TABLE <sup>†</sup>									
	INPUTS									
CLKENAB	OEAB	LEAB	CLKAB	Α	В					
Х	Н	Х	Х	Х	Z					
Х	L	Н	Х	L	L					
Х	L	Н	Х	Н	н					
н	L	L	Х	Х	в <sub>0</sub> ‡					
L	L	L	$\uparrow$	L	L					
L	L	L	$\uparrow$	Н	н					
L	L	L	L	Х	в <sub>0</sub> ‡					
L	L	L	Н	Х	в <sub>0</sub> ‡ в <sub>0</sub> §					

.

<sup>†</sup> A-to-B data flow is shown: B-to-A flow is similar, but uses OEBA, LEBA, and CLKENBA.

<sup>‡</sup> Output level before the indicated steady-state input conditions were established

§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low



#### PARITY-ENABLE FUNCTION TABLE

	INPUTS									
SEL	OEBA	OEAB	OPERATION OR FUNCTION							
L	Н	L	Parity is checked on port A ar	Parity is checked on port A and is generated on port B.						
L	L	Н	Parity is checked on port B ar	Parity is checked on port B and is generated on port A.						
L	Н	Н	Parity is checked on port B and port A.							
L	L	L	Parity is generated on port A and B if device is in FF mode.							
Н	L	L	Parity functions are	$Q_A$ data to B, $Q_B$ data to A						
н	L	Н	disabled; device acts as a	Q <sub>B</sub> data to A						
н	Н	L	standard 18-bit registered transceiver.	Q <sub>A</sub> data to B						
н	Н	Н		Isolation						

#### PARITY FUNCTION TABLE

	INPUTS							OUT	PUTS		
SEL	OEBA	OEAB	ODD/EVEN	Σ OF INPUTS A1-A8 = H	Σ OF INPUTS B1–B8 = H	APAR	BPAR	APAR	ERRA	BPAR	ERRB
L	Н	L	L	0, 2, 4, 6, 8	N/A	L	N/A	N/A	Н	L	Z
L	Н	L	L	1, 3, 5, 7	N/A	L	N/A	N/A	L	н	Z
L	Н	L	L	0, 2, 4, 6, 8	N/A	н	N/A	N/A	L	L	Z
L	Н	L	L	1, 3, 5, 7	N/A	Н	N/A	N/A	Н	Н	Z
L	L	Н	L	N/A	0, 2, 4, 6, 8	N/A	L	L	Z	N/A	Н
L	L	Н	L	N/A	1, 3, 5, 7	N/A	L	н	Z	N/A	L
L	L	н	L	N/A	0, 2, 4, 6, 8	N/A	н	L	Z	N/A	L
L	L	Н	L	N/A	1, 3, 5, 7	N/A	Н	н	Z	N/A	Н
L	Н	L	Н	0, 2, 4, 6, 8	N/A	L	N/A	N/A	L	Н	Z
L	н	L	Н	1, 3, 5, 7	N/A	L	N/A	N/A	н	L	Z
L	н	L	Н	0, 2, 4, 6, 8	N/A	н	N/A	N/A	н	н	Z
L	н	L	Н	1, 3, 5, 7	N/A	н	N/A	N/A	L	L	Z
L	L	Н	Н	N/A	0, 2, 4, 6, 8	N/A	L	Н	Z	N/A	L
L	L	н	Н	N/A	1, 3, 5, 7	N/A	L	L	Z	N/A	н
L	L	н	Н	N/A	0, 2, 4, 6, 8	N/A	н	н	Z	N/A	н
L	L	Н	Н	N/A	1, 3, 5, 7	N/A	н	L	Z	N/A	L
L	Н	Н	L	0, 2, 4, 6, 8	0, 2, 4, 6, 8	L	L	Z	Н	Z	Н
L	Н	Н	L	1, 3, 5, 7	1, 3, 5, 7	L	L	Z	L	Z	L
L	н	н	L	0, 2, 4, 6, 8	0, 2, 4, 6, 8	н	н	z	L	Z	L
L	Н	Н	L	1, 3, 5, 7	1, 3, 5, 7	Н	Н	Z	Н	Z	Н
L	Н	Н	Н	0, 2, 4, 6, 8	0, 2, 4, 6, 8	L	L	Z	L	Z	L
L	Н	Н	Н	1, 3, 5, 7	1, 3, 5, 7	L	L	Z	Н	Z	н
L	Н	н	Н	0, 2, 4, 6, 8	0, 2, 4, 6, 8	н	н	z	н	Z	н
L	Н	Н	Н	1, 3, 5, 7	1, 3, 5, 7	н	н	Z	L	Z	L
L	L	L	L	N/A	N/A	N/A	N/A	PE†	Z	PE†	Z
L	L	L	Н	N/A	N/A	N/A	N/A	PO‡	Z	PO‡	Z

<sup>†</sup>Parity output is set to the level so that the specific bus side is set to even parity.

<sup>‡</sup> Parity output is set to the level so that the specific bus side is set to odd parity.



SCES010B - JULY 1995 - REVISED NOVEMBER 1996

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

	V to 4.6 V C + 0.5 V C + 0.5 V 50 mA . ±50 mA . ±50 mA ±100 mA 1 W
Maximum power dissipation at T <sub>A</sub> = 55°C (in still air) (see Note 3)	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book.

#### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
VCC	Supply voltage		2.3	3.6	V
VIH F	High-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V	1.7		v
	High-level liput voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$	2		v
VIL	Low-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V		0.7	v
	Low-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	v
VI	Input voltage		0	VCC	V
VO	Output voltage		0	VCC	V
		V <sub>CC</sub> = 2.3 V	-1		
ЮН	High-level output current	$V_{CC} = 2.7 V$		-12	mA
		$V_{CC} = 3 V$		-24	
		V <sub>CC</sub> = 2.3 V		12	
IOL	Low-level output current	$V_{CC} = 2.7 V$		12	mA
	V <sub>CC</sub> = 3 V			24	
$\Delta t / \Delta v$	Input transition rise or fall rate		0	10	ns/V
Т <sub>А</sub>	Operating free-air temperature		-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SCES010B - JULY 1995 - REVISED NOVEMBER 1996

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST C	ONDITIONS	Vcc	MIN	түр†	MAX	UNIT	
		I <sub>OH</sub> = –100 μA		2.3 V to 3.6 V	V <sub>CC</sub> -0.2	2			
		I <sub>OH</sub> = –6 mA,	V <sub>IH</sub> = 1.7 V	2.3 V	2				
			V <sub>IH</sub> = 1.7 V	2.3 V	1.7				
VOH		I <sub>OH</sub> = -12 mA	V <sub>IH</sub> = 2 V	2.7 V	2.2			V	
			V <sub>IH</sub> = 2 V	3 V	2.4				
		I <sub>OH</sub> = –24 mA,	V <sub>IH</sub> = 2 V	3 V	2				
		l <sub>OL</sub> = 100 μA		2.3 V to 3.6 V			0.2		
		I <sub>OL</sub> = 6 mA,	V <sub>IL</sub> = 0.7 V	2.3 V			0.4		
VOL			V <sub>IL</sub> = 0.7 V	2.3 V			0.7	V	
		I <sub>OL</sub> = 12 mA	V <sub>IL</sub> = 0.8 V	2.7 V			0.4		
		I <sub>OL</sub> = 24 mA,	V <sub>IL</sub> = 0.8 V	3 V			0.55		
lj		V <sub>I</sub> = V <sub>CC</sub> or GND		3.6 V			±5 μ		
		V <sub>I</sub> = 0.7 V V <sub>I</sub> = 1.7 V		0.01/	45				
				2.3 V	-45				
II(hold)	)	V <sub>I</sub> = 0.8 V V <sub>I</sub> = 2 V		0.1/	75			μA	
, ,				3 V	-75				
		V <sub>I</sub> = 0 to 3.6 V‡		3.6 V			±500		
I <sub>OZ</sub> §		V <sub>O</sub> = V <sub>CC</sub> or GND		3.6 V			±10	μΑ	
ICC		$V_{I} = V_{CC}$ or GND,	IO = 0	3.6 V			40	μA	
∆ICC		One input at V <sub>CC</sub> – 0.6 V,	Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V			750	μΑ	
Ci	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND		3.3 V		3		pF	
Cio	A or B ports	$V_{O} = V_{CC}$ or GND		3.3 V		7.5		pF	
Co	ERR ports	$V_{O} = V_{CC}$ or GND		3.3 V		6		pF	

<sup>†</sup> Typical values are measured at V<sub>CC</sub> = 3.3 V,  $T_A$  = 25°C.

<sup>‡</sup>This is the bus-hold maximum dynamic current required to switch the input from one state to another.

 $\$  For I/O ports, the parameter IOZ includes the input leakage current.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature range (unless otherwise noted)

				V <sub>CC</sub> = 2.5 V ± 0.2 V		2.7 V	V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX		
fclock	Clock frequency		0	125	0	125	0	125	MHz	
tw	Pulse duration	CLK↑	3		3		3		ns	
		LE high	3		3		3		115	
		A, APAR or B, BPAR before $CLK\uparrow$	1.9		2		1.7			
t <sub>su</sub>	Setup time	CLKEN before CLK <sup>↑</sup>	2.1		2.1		1.7		ns	
		A, APAR or B, BPAR before LE $\downarrow$	1.4		1.3		1.2			
		A, APAR or B, BPAR after CLK <sup>↑</sup>	0.4		0.4		0.5			
t <sub>h</sub>	Hold time	CLKEN after CLK↑	0.5		0.5		0.7		ns	
		A, APAR or B, BPAR after LE $\downarrow$	0.9		1.1		0.9			



# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V			
	(INPUT)	(001901)	MIN	MAX	MIN	MAX	MIN	MAX		
f <sub>max</sub>			125		125		125		UNIT MHz 4 7 7 5 8 5 1 1 6 ns 7 9 8 4 1	
	A or B	B or A	1.5	5.8		4.8	1	4.4		
	A or B	BPAR or APAR	2.5	9.5		7.6	2	6.7		
	APAR or BPAR	BPAR or APAR	1.5	6.3		5.2	1	4.7		
	APAR or BPAR	ERRA or ERRB	2.5	10.3		8.7	2	7.5		
	ODD/EVEN	ERRA or ERRB	2	9.3		7.9	1.5	6.8		
	ODD/EVEN	BPAR or APAR	2	8.9		7.6	1.5	6.5		
	SEL	BPAR or APAR	1.5	6.7		5.9	1	5.1		
	CLKAB or CLKBA	A or B	1.5	7		5.8	1	5.1		
<sup>t</sup> pd	CLKAB or CLKBA	BPAR or APAR parity feedthrough	2	7.7		6.3	1.5	5.6	n	
	CLKAB or CLKBA	BPAR or APAR parity generated	3	10.8		8.7	2	7.7		
	CLKAB or CLKBA	ERRA or ERRB	3	11.1		8.9	2	7.9		
	LEAB or LEBA	A or B	1.5	6.6		5.5	1	4.8		
	LEAB or LEBA	BPAR or APAR parity feedthrough	2	7.3		6	1.5	5.3		
	LEAB or LEBA	BPAR or APAR parity generated	3	10.4		8.3	2	7.4		
	LEAB or LEBA	ERRA or ERRB	3	10.5		8.5	2	7.5	ns ns ns ns ns ns ns ns	
<sup>t</sup> en	OEAB or OEBA	B, BPAR or A, APAR	1.5	6.8		6.1	1	5.3	n	
<sup>t</sup> dis	OEAB or OEBA	B, BPAR or A, APAR	2	6.3		5.2	1.5	4.9	ns	
ten	OEAB or OEBA	ERRA or ERRB	1.5	6.7		5.5	1	4.9	ns	
tdis	OEAB or OEBA	ERRA or ERRB	2	7.5		6.5	1	5.7	ns	
ten	SEL	ERRA or ERRB	1.5	7.2		6.5	1	5.5	ns	
tdis	SEL	ERRA or ERRB	2	6.6		5.4	1.5	4.9	ns	

## operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST CONDITIONS	V <sub>CC</sub> = 2.5 V ± 0.2 V	V <sub>CC</sub> = 3.3 V ± 0.3 V	UNIT
				ТҮР	TYP	
<u> </u>	Power dissipation conseitance	Outputs enabled	C <sub>1</sub> = 50 pF, f = 10 MHz	22	27	۶F
C <sub>pd</sub> Po	Power dissipation capacitance	Outputs disabled	C <sub>L</sub> = 50 pF, f = 10 MHz	5	8	рг



SCES010B - JULY 1995 - REVISED NOVEMBER 1996



- NOTES: A. C<sub>1</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns. t<sub>f</sub>  $\leq$  2.5 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpl 7 and tpHZ are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tPLH and tPHL are the same as tpd.





PARAMETER MEASUREMENT INFORMATION  $V_{CC}$  = 2.7 V AND 3.3 V  $\pm$  0.3 V 6 V  $\cap$ TEST **S1 S1** O Open Open **500** Ω <sup>t</sup>pd From Output 6 V tPLZ/tPZL 0 GND **Under Test** tPHZ/tPZH GND  $C_L = 50 \text{ pF}$ ≶ **500** Ω (see Note A) LOAD CIRCUIT tw 2.7 V Input 1.5 \ 1.5 V 2.7 V Timing 1.5 V 0 V Input 0 V **VOLTAGE WAVEFORMS** PULSE DURATION t<sub>su</sub> th 2.7 V Data 2.7 V 1.5 V 1.5 V Output Input 0 V Control .5 V 1.5 V (low-level **VOLTAGE WAVEFORMS** enabling) 0 V SETUP AND HOLD TIMES tPZL **t**PLZ 3 V Output 2.7 V Waveform 1 1.5 V Input V<sub>OL</sub> + 0.3 V 1.5 V 1.5 V S1 at 6 V VOL 0 V (see Note B) tphz 🕩 <sup>t</sup>PLH tPZH -┢ <sup>t</sup>PHL Output ۷он Waveform 2 Vон V<sub>OH</sub> – 0.3 V S1 at GND .5 \ Output 1.5 V .5 V (see Note B) 0 V VOL VOLTAGE WAVEFORMS **VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES** ENABLE AND DISABLE TIMES

- NOTES: A. CL includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLz and tpHz are the same as tdis.
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G. tPLH and tPHL are the same as tpd.

#### Figure 2. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated