

SCES009D - JULY 1995 - REVISED JULY 1997

- EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 2 V at V_{CC} = 3.3 V, T_A = 25°C
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Support Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Package, Ceramic Chip Carriers (FK), and Ceramic (J) DIPs

SN54LVCH244A . . . J OR W PACKAGE SN74LVCH244A . . . DB, DW, OR PW PACKAGE (TOP VIEW)



SN54LVCH244A ... FK PACKAGE (TOP VIEW)



description

These octal buffers/line drivers are designed for 2.7-V to 3.6-V V_{CC} operation.

The 'LVCH244A are organized as two 4-bit line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, these devices pass data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LVCH244A is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LVCH244A is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC is a trademark of Texas Instruments Incorporated



FUNCTION TABLE (each buffer)


INPU	JTS	OUTPUT
OE	Α	Υ
L	Н	Н
L	L	L
Н	Χ	Z

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SCES009D - JULY 1995 - REVISED JULY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 6.5 V
Input voltage range, V _I (see Note 1)	0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1)	0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	–0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	50 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 3): DB package	115°C/W
DW package	97°C/W
PW package	128°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. The value of $V_{\hbox{\scriptsize CC}}$ is provided in the recommended operating conditions table.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

				H244A	SN74LVCH244A		UNIT
			MIN	MAX	MIN	MAX	UNIT
V	Supply voltage	Operating	2	3.6	2	3.6	V
Vcc		Data retention only	1.5		1.5		V
VIH	High-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		2		V
V _{IL}	Low-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		0.8	V
٧ _I	Input voltage		0	5.5	0	5.5	V
V-0	Output voltage	High or low state	0	Vcc	0	VCC	V
۷o		3 state	0	5.5	0	5.5	
lau	High lovel output current	V _{CC} = 2.7 V		-12		-12	mΑ
ІОН	High-level output current	V _{CC} = 3 V		-24		-24	IIIA
la.	Low-level output current $ \frac{V_{CC} = 2.7 \text{ V}}{V_{CC} = 3 \text{ V}} $	V _{CC} = 2.7 V		12		12	mA
lOL			24		24	IIIA	
Δt/Δν	Input transition rise or fall rate		0	10	0	10	ns/V
T _A	Operating free-air temperature		- 55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN54LVCH244A, SN74LVCH244A OCTAL BUFFERS/DRIVERS **WITH 3-STATE OUTPUTS**

SCES009D - JULY 1995 - REVISED JULY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS		SN54	SN54LVCH244A			SN74LVCH244A		
PARAMETER		Vcc	MIN	TYP	MAX	MIN	TYP [†]	MAX	UNIT
.,	I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} -0.2			V _{CC} -0.2			
	I _{OH} = -12 mA	2.7 V	2.2			2.2			V
Voн	IOH = -12 IIIA	3 V	2.4			2.4			V
	I _{OH} = -24 mA	3 V	2.2			2.2			
	I _{OL} = 100 μA	2.7 V to 3.6 V			0.2			0.2	
V _{OL}	I _{OL} = 12 mA	2.7 V			0.4			0.4	V
	I _{OL} = 24 mA	3 V			0.55			0.55	
IĮ	V _I = 0 to 5.5 V	3.6 V			±15			±5	μΑ
l _{off}	V_I or $V_O = 5.5 V$	0						±10	μΑ
	V _I = 0.8 V	2.1/	75			75			
l _{l(hold)}	V _I = 2 V	3 V	-75			-75			μΑ
	$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$	36 V			±500			±500	
loz	V _O = 0 to 5.5 V	3.6 V			±15			±10	μΑ
	$V_{I} = V_{CC} \text{ or GND}$ 3.6 V \(\frac{1}{2} \text{ of } \frac{1}{2} \text	3.6 V			10			10	
lcc		3.6 V			10)		10	μΑ
ΔICC	One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500			500	μΑ
Ci	$V_I = V_{CC}$ or GND	3.3 V		4	12		4		pF
Co	$V_O = V_{CC}$ or GND	3.3 V		5.5	12		5.5		pF



[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. ‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

[§] This applies in the disabled state only.

SCES009D - JULY 1995 - REVISED JULY 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER			SN54LVCH244A				
	FROM (INPUT)	TO $V_{CC} = 3.3 \text{ V}$ $\pm 0.3 \text{ V}$ $V_{CC} = 2.7$		2.7 V	UNIT		
			MIN	MAX	MIN	MAX	
^t pd	А	Υ	1	6.5		7.5	ns
t _{en}	ŌE	Υ	1	8		9	ns
^t dis	ŌE	Y	1	7		8	ns
t _{sk(o)} †				1.5			ns

[†] Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


PARAMETER			SN74LVCH244A				
	FROM (INPUT)	то (оитрит)	$V_{CC} = 3.3 \text{ V}$ $\pm 0.3 \text{ V}$ $V_{CC} =$		2.7 V	UNIT	
			MIN	MAX	MIN	MAX	
^t pd	А	Υ	1.5	4.9		5.9	ns
^t en	O E	Υ	1	6.2		7.6	ns
^t dis	ŌE	Y	1.5	6.5		7	ns
t _{sk(o)} †				1.5			ns

[†] Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

PARAMETER			TEST C	ONDITIONS	TYP	UNIT
C _{pd} Power dissipation capacitance per buffer/driver	Outputs enabled	C ₁ = 0. f = 10 MHz		47	nE	
	Outputs disabled	$C_L = 0,$ $f = 10 MHZ$	2	pF		

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50~\Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpzL and tpzH are the same as ten.
- F. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated