SN54LVTT244, SN74LVTT244 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCES006 - FEBRUARY 1995

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Supports Live Insertion
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Packages, and Ceramic (J) DIPs

description

These octal buffers and line drivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVTT244 are organized as two 4-bit line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVTT244 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVTT244 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74LVTT244 is characterized for operation from -40° C to 85° C.

(each buffer)										
INP	OUTPUT									
OE	Α	Y								
L	Н	Н								
L	L	L								
н	Х	z								

FUNCTION TABLE



SN54LVTT244 J OR W PACKAGE
SN74LVTT244DB, DW, OR PW PACKAGE
(TOP VIEW)


	— ——		
10E [1	20	V _{CC}
1A1 [2	19	2 <mark>OE</mark>
2Y4 [3	18	1Y1
1A2 [17	2A4
2Y3 [1	16	1Y2
1A3 [6	15	2A3
2Y2 [7	14	1Y3
1A4 [8	13	2A2
2Y1 [9	12	1Y4
GND [10	11	2A1

SN54LVTT244 ... FK PACKAGE (TOP VIEW)

	2Y4 1A1 Vcc 2 <u>0E</u>	
1A2	$\begin{bmatrix} 3 & 2 & 1 & 20 & 19 \\ 4 & & & 18 \end{bmatrix}$	1Y1
2Y3	5 17	2A4 1Y2
1A2 2Y3 1A3	6 16	1Y2
2Y2 1A4	7 15	2A3
1A4	Π 8 14	1Y3
	2Y1 GND 2A1 1Y4 2A2	,


SN54LVTT244, SN74LVTT244 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCES006 - FEBRUARY 1995


logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)







SN54LVTT244, SN74LVTT244 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCES006 - FEBRUARY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} 0.5 V to 4.6 Input voltage range, V _I (see Note 1)0.5 V to 7	
Voltage range applied to any output in the high state or power-off state, V_{O} (see Note 1)0.5 V to 7	
Current into any output in the low state, IO: SN54LVTT244	
SN74LVTT244	ìΑ
Current into any output in the high state, I _O (see Note 2): SN54LVTT244	۱A
SN74LVTT244 64 m	ìΑ
Input clamp current, I _{IK} (V _I < 0)	١A
Output clamp current, I_{OK} (V _O < 0)	ìΑ
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DB package	W
DW package 1.6	W
PW package 0.7	
Storage temperature range	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 - 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

recommended operating conditions (see Note 4)

		SN54LV	TT244	SN74LV	UNIT		
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage		2	ĬE	2		V
VIL	Low-level input voltage					0.8	V
VI	Input voltage		4	5.5		5.5	V
ЮН	High-level output current		20	-24		-32	mA
IOL	Low-level output current		00	48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	44	10		10	ns/V
Т _А	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.



SN54LVTT244, SN74LVTT244 **3.3-V ABT OCTAL BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS

SCES006 - FEBRUARY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS			SN	54LVTT2	44	SN					
PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT		
VIK	V _{CC} = 2.7 V,	lj = –18 mA				-1.2			-1.2	V		
	$V_{CC} = MIN \text{ to } MAX^{\ddagger}$	I _{OH} = -100 μA		V _{CC} -0).2		V _{CC} -0	.2				
Veri	V _{CC} = 2.7 V,	I _{OH} = - 8 mA		2.4			2.4			v		
VOH	V _{CC} = 3 V	I _{OH} = - 24 mA		2						v		
	VCC = 3 V	$I_{OH} = -32 \text{ mA}$					2					
	V _{CC} = 2.7 V	I _{OL} = 100 μA				0.2			0.2			
	VCC = 2.7 V	I _{OL} = 24 mA				0.5			0.5			
VOL		I _{OL} = 16 mA				0.4			0.4	v		
VOL	$V_{CC} = 3 V$	I _{OL} = 32 mA			<u> </u>	0.5			0.5	v		
	vCC = 3 v	I _{OL} = 48 mA		2	0.55							
		I _{OL} = 64 mA			~				0.55			
lj -	$V_{CC} = 0 \text{ or MAX}^{\ddagger},$	V _I = 5.5 V		2	5	50			10	μA		
.1	V _{CC} = 3.6 V,	$V_I = V_{CC} \text{ or } GND$		Ó	/	±1			±1	μ.		
loff	V _{CC} = 0,	$V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5 \text{ V}$		9					±100	μA		
IOZH	V _{CC} = 3.6 V,	V _O = 3 V				1			5	μA		
IOZL	V _{CC} = 3.6 V,	V _O = 0.5 V	_			-1			-5	μA		
			Outputs high		0.12	0.39		0.12	0.19			
lcc	$V_{CC} = 3.6 V,$	I _O = 0,	Outputs low		8.6	14		8.6	12	mA		
00	$V_I = V_{CC}$ or GND		Outputs disabled		0.12	0.39		0.12	0.19			
∆I _{CC} §	$V_{CC} = 3 V \text{ to } 3.6 V,$ Other inputs at V_{CC}		6 V,			0.3			0.2	mA		
Ci	V _I = 3 V or 0				4			4		pF		
Co	$V_{O} = 3 V \text{ or } 0$				8			8		pF		

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

[‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

switching characteristics over recommended operating free-air temperature range, CL = 50 pF (unless otherwise noted) (see Figure 1)


				SN54L	VTT244			SN	74LVTT2	244		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	×CC = ± 0.		V _{CC} = 2.7 V		C = 2.7 V V _{CC} = 3.3 V ± 0.3 V		V	V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	түр†	MAX	MIN	MAX	
^t PLH	٨	v	0.5	4.7		5.2	1	2.5	4.1		5	ns
^t PHL	A	T	0.5	4.4	SVIE	5.4	1	2.5	4.1		5.2	115
^t PZH	OE	v	0.8	5.4	PRL	6.5	1	2.7	5.2		6.3	ns
^t PZL	OE	I	0.8	5.4		7.6	1.1	3.1	5.2		6.7	115
^t PHZ	OE	v	1.5	6.2		6.9	1.9	3.9	5.6		6.3	ns
^t PLZ	UL UL		1.2	5.5		6	1.8	3.2	5.1		5.6	115

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25° C.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

SN54LVTT244, SN74LVTT244 **3.3-V ABT OCTAL BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS

SCES006 - FEBRUARY 1995



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated