SCES003B - NOVEMBER 1994 - REVISED APRIL 1996

- EPIC[™] (Enhanced-Performance Implanted CMOS) 2-µ Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC}, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 > 2 V at V_{CC}, T_A = 25°C
- ESD Protection Exceeds 2000 V per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), Ceramic Flat (W) Packages, Chip Carriers (FK), and (J) 300-mil DIPs

description

These quadruple bus buffer gates are designed for 2.7-V to 5.5-V $\rm V_{CC}$ operation.

The 'LV125 feature independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (\overline{OE}) input is high.

The SN54LV125 is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74LV125 is characterized for operation from -40° C to 85°C.

SN54LV125 J OR W PACKAGE	
SN74LV125 D, DB, OR PW PACKAGE	



SN54LV125 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

FUNCTION TABLE	
(each buffer)	

INPU	JTS	OUTPUT
OE	Α	Y
L	Н	Н
L	L	L
Н	Х	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

SCES003B - NOVEMBER 1994 - REVISED APRIL 1996

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, DB, J, PW, and W packages.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC}	V _{CC} + 0.5 V V _{CC} + 0.5 V
Input clamp current, I_{IK} (V _I < 0 or V _I > V _{CC})	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±35 mA
Continuous current through V _{CC} or GND	±70 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): D package	
DB or PW package	0.5 W
Operating free-air temperature range, T _A	40°C to 85°C
Storage temperature range, T _{stg}	

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. This value is limited to 7 V maximum.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.



SCES003B - NOVEMBER 1994 - REVISED APRIL 1996

recommended operating conditions (see Note 4)

			SN54L	54LV125 SN74LV125			LINUT	
			MIN	MAX	MIN	MAX	UNIT	
VCC	Supply voltage		2.7	5.5	2.7	5.5	V	
V	High-level input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$	2		2		V	
VIH	ngn-level input voltage	$V_{CC} = 4.5 V \text{ to } 5.5 V$	3.15		3.15		v	
\/	Low level input voltogo	$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8		0.8	V	
VIL	Low-level input voltage	V_{CC} = 4.5 V to 5.5 V		1.65	1.65	1.65	v	
VI	Input voltage		0	Vcc	0	VCC	V	
VO	Output voltage		0	VCC	0	VCC	V	
lau		$V_{CC} = 2.7 V \text{ to } 3.6 V$	00	-8		-8	~ ^	
ЮН	High-level output current	V_{CC} = 4.5 V to 5.5 V	80	-16		-16	mA	
1		V _{CC} = 2.7 V to 3.6 V	8			8		
IOL	Low-level output current	V_{CC} = 4.5 V to 5.5 V		16		16	mA	
$\Delta t/\Delta V$	Input transition rise or fall rate		0	100	0	100	ns/V	
Τ _Α	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED			SN	SN54LV125			SN74LV125			
PARAMETER	TEST CONDITIONS	v _{cc} †	MIN	түр†	MAX	MIN	түр†	MAX	UNIT	
	I _{OH} = -100 μA	MIN to MAX [‡]	V _{CC} -0.2	2		V _{CC} -0.	2			
VOH	I _{OH} = - 8 mA	3 V	2.4			2.4			V	
	I _{OH} = - 16 mA	4.5 V	3.6			3.6				
	I _{OL} = 100 μA	MIN to MAX [‡]			0.2			0.2		
VOL	I _{OL} = 8 mA	3 V			0.4			0.4	V	
	I _{OL} = 16mA	4.5 V			0.55			0.55	55	
1.	VI = V _{CC} or GND	3.6 V		11	/ ±1			±1		
l		5.5 V		9E	±1			±1	μA	
		3.6 V		2	±5			±5	μA	
loz	$V_{O} = V_{CC}$ or GND	5.5 V		20	±5			±5	μΑ	
	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	3.6 V	20		20			20		
ICC		5.5 V	40		20			20	μA	
∆ICC	One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND	3 V to 3.6 V			500			500	μA	
C:		3.3 V		3.5			3.5		pF	
Ci	$V_I = V_{CC}$ or GND	5 V		3.5			3.5			
0		3.3 V		8			8			
Co	$V_{O} = V_{CC}$ or GND	5 V		8			8		pF	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25° C.

[‡] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.



SCES003B - NOVEMBER 1994 - REVISED APRIL 1996

switching characteristics over recommended operating free-air temperature range, CL = 50 pF (unless otherwise noted) (see Figure 1)

						SN54	_V125				
PARAMETER	FROM (INPUT)	TO $V_{CC} = 5.5 V$ $V_{CC} = 3.3 V$ (OUTPUT) $\pm 0.5 V$ $\pm 0.3 V$		V _{CC} =	2.7 V	UNIT					
			MIN	түр†	MAX	MIN	түр†	MAX	S MIN	MAX	
^t pd	A	Y		7	18	C.N	9	19	EN1	23	ns
ten	OE	Y		5	19		7	25		31	ns
^t dis	OE	Y		7	17		9	23		28	ns

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

switching characteristics over recommended operating free-air temperature range, CL = 50 pF (unless otherwise noted) (see Figure 1)

						SN74	LV125				
PARAMETER	FROM (INPUT)			V _{CC} =	2.7 V	UNIT					
			MIN	TYP†	MAX	MIN	түр†	MAX	MIN	MAX	
^t pd	А	Y		7	18		9	19		23	ns
ten	OE	Y		5	19		7	25		31	ns
^t dis	OE	Y		7	17		9	23		28	ns

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST CONDITIONS	Vcc	TYP	UNIT
C _{pd} Power dissipation capacitance	Outputs enabled		3.3 V	45	۳ ۲	
	Outputs disabled	C _I = 50 pF, f = 10 MHz		5	pF	
	Outputs enabled	$O_{L} = 50 \text{ pr}, I = 10 \text{ Wirtz}$	5 V	48	рF	
		Outputs disabled		57	5	μr



SCES003B - NOVEMBER 1994 - REVISED APRIL 1996



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated