SCES001A – JULY 1994 – REVISED JULY 1995

<ul> <li>State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power</li> </ul>	SN54LVT16600 SN74LVT16600 DC (TOP ۱	GG OR DL PACKAGE
Dissipation		
Members of the Texas Instruments		
<i>Widebus</i> ™ Family	LEAB [] 2 A1 [] 3	55 CLKAB
Support Mixed-Mode Signal Operation (5-V	GND 4	54 🛛 B1 53 🗍 GND
Input and Output Voltages With 3.3-V $V_{CC}$ )	A2 5	52 B2
<ul> <li>Support Unregulated Battery Operation</li> </ul>	A2 [] 5 A3 [] 6	52 J B2 51 B3
Down to 2.7 V		50 ] V <sub>CC</sub>
		49    B4
<ul> <li>UBT<sup>™</sup> (Universal Bus Transceiver) Combines D-Type Latches and D-Type</li> </ul>	A5 [] 9	48 B5
Flip-Flops for Operation in Transparent,	A6 🛛 10	47 B6
Latched, or Clocked Mode		46 I GND
	A7 [] 12	45 B7
<ul> <li>Typical V<sub>OLP</sub> (Output Ground Bounce)</li> <li>0.8 V at Volume 3.3 V Tu = 25°C</li> </ul>	A8 [] 13	44 B8
< 0.8 V at $V_{CC}$ = 3.3 V, $T_{A}$ = 25°C	A9 🛛 14	43 B9
ESD Protection Exceeds 2000 V Per	A10 🛛 15	42 B10
MIL-STD-883C, Method 3015; Exceeds	A11 🛛 16	41 🛛 B11
200 V Using Machine Model (C = 200 pF, R = 0)	A12 🛛 17	40 🛛 B12
	GND 🛿 18	<sup>39</sup> ] GND
<ul> <li>Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17</li> </ul>	A13 🚺 19	<sup>38</sup> B13
	A14 🛛 20	<sup>37</sup> B14
Bus-Hold Data Inputs Eliminate the Need	A15 🛛 <sup>21</sup>	36 B15
for External Pullup Resistors	V <sub>CC</sub> [] <sup>22</sup>	<sup>35</sup> V <sub>CC</sub>
Support Live Insertion	A16 23	<sup>34</sup> B16
Distributed V <sub>CC</sub> and GND Pin Configuration	A17 🛛 <sup>24</sup>	<sup>33</sup> B17
Minimizes High-Speed Switching Noise	GND [] 25	32 GND
Flow-Through Architecture Optimizes	A18 26	31 B18
PCB Layout		
Package Options Include Plastic 300-mil	LEBA [ <sup>28</sup>	<sup>29</sup> CLKENBA

**PRODUCT PREVIEW** 

# description

The 'LVT16600 are 18-bit universal bus transceivers designed for low-voltage (3.3-V) V<sub>CC</sub> operation, but with the capability to provide a TTL interface to a 5-V system environment. These 18-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and UBT are trademarks of Texas Instruments Incorporated.

Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Copyright © 1995, Texas Instruments Incorporated

### description (continued)

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB and CLKENAB) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the high-to-low transition of CLKAB. Output enable OEAB is active low. When OEAB is low, the outputs are active. When OEAB is high, the outputs are in the high-impedance state. Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, CLKBA, and CLKENBA.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT16600 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT16600 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74LVT16600 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

	INPUTS				OUTPUT		
CLKENAB	OEAB	LEAB	CLKAB	Α	В		
Х	Н	Х	Х	Х	Z		
Х	L	Н	Х	L	L		
Х	L	Н	Х	Н	Н		
н	L	L	Х	Х	в <sub>0</sub> ‡ в <sub>0</sub> ‡		
н	L	L	Х	Х	в <sub>0</sub> ‡		
L	L	L	$\downarrow$	L	L		
L	L	L	$\downarrow$	Н	н		
L	L	L	н	Х	в <sub>0</sub> ‡ в <sub>0</sub> §		
L	L	L	L	Х	в <sub>0</sub> §		
±							

FUNCTION TABLE<sup>†</sup>


<sup>†</sup> A-to-B <u>data flo</u>w is <u>shown: B-to</u>-A flow is similar but uses OEBA, LEBA, CLKBA, and CLKENBA.

<sup>‡</sup> Output level before the indicated steady-state input conditions were established

§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low



SCES001A - JULY 1994 - REVISED JULY 1995



logic diagram (positive logic)

To 17 Other Channels



SCES001A - JULY 1994 - REVISED JULY 1995

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ Input voltage range, $V_I$ (see Note 1) Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1) .	$\ldots$ -0.5 V to 7 V
Current into any output in the low state, $I_{\Omega}$ : SN54LVT16600	
SN74LVT16600	
Current into any output in the high state, I <sub>O</sub> (see Note 2): SN54LVT16600	48 mA
SN74LVT16600	64 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DGG package	
DL package	
Storage temperature range, T <sub>stg</sub>	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

### recommended operating conditions (see Note 4)

			SN54LVT16600		SN74LVT16600		UNIT	
			MIN	MAX	MIN	MAX		
VCC	V <sub>CC</sub> Supply voltage		2.7	3.6	2.7	3.6	V	
VIH	IH High-level input voltage		2		2		V	
VIL	Low-level input voltage			0.8		0.8	V	
VI	Input voltage			5.5		5.5	V	
ЮН	H High-level output current			-24		-32	mA	
IOL	Low-level output current			48		64	mA	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V	
Т <sub>А</sub>	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SCES001A - JULY 1994 - REVISED JULY 1995

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER				SN54LVT16600			SN74LVT16600				
PARAMETER	TEST CONDITIONS				TYP†	MAX	MIN	TYP†	MAX	UNIT	
VIK	V <sub>CC</sub> = 2.7 V,	lı = -18 mA				-1.2			-1.2	V	
v v <sub>OH</sub>	$V_{CC} = MIN \text{ to } MAX^{\ddagger},$	•X <sup>‡</sup> , I <sub>OH</sub> = -100 μA			).2		V <sub>CC</sub> -0	.2			
	V <sub>CC</sub> = 2.7 V,	I <sub>OH</sub> = - 8 mA	2.4			2.4			v		
	V <sub>CC</sub> = 3 V	I <sub>OH</sub> = – 24 mA		2						v	
		I <sub>OH</sub> = -32 mA					2				
	V <sub>CC</sub> = 2.7 V	I <sub>OL</sub> = 100 μA				0.2			0.2		
	VCC = 2.7 V	I <sub>OL</sub> = 24 mA				0.5	0.5		0.5		
VOL	V <sub>CC</sub> = 3 V	I <sub>OL</sub> = 16 mA				0.4			0.4 V		
VOL		I <sub>OL</sub> = 32 mA I <sub>OL</sub> = 48 mA		0.5		0.5	0.5		0.5	Ĭ	
						0.55					
		I <sub>OL</sub> = 64 mA	_						0.55		
	V <sub>CC</sub> = 3.6 V,	$V_I = V_{CC}$ or GND	Control			±1			±1		
	$V_{CC} = 0$ or MAX <sup>‡</sup> ,	VI = 5.5 V	inputs			10			10		
lj	V <sub>CC</sub> = 3.6 V	VI = 5.5 V	A or B ports§			20			20	μA	
		$V_I = V_{CC}$				5			5		
		V <sub>I</sub> = 0				-10			-10	]	
l <sub>off</sub>	V <sub>CC</sub> = 0,	$V_{I}$ or $V_{O}$ = 0 to 4.5 V							±100	μA	
hasten	$V_{CC} = 3 V$	V <sub>I</sub> = 0.8 V	A or B ports	75			75			μA	
ll(hold)	VCC = 3 V	V <sub>I</sub> = 2 V	A of B ports	-75			-75			μΛ	
IOZH	V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 3 V				1			1	μA	
IOZL	V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 0.5 V				-1			-1	μA	
ICC			Outputs high			0.12			0.12		
	V <sub>CC</sub> = 3.6 V,	IO = 0,	Outputs low			5			5	mA	
	$V_I = V_{CC}$ or GND		Outputs disabled			0.12		0.12			
${}^{\Delta I}CC^{\P}$	$V_{CC}$ = 3 V to 3.6 V, One input at $V_{CC}$ – 0.6 V, Other inputs at $V_{CC}$ or GND				0.2			0.2	mA		
Ci	V <sub>I</sub> = 3 V or 0				3.5			3.5		pF	
Cio	V <sub>O</sub> = 3 V or 0				12			12		pF	

<sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C. <sup>‡</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $\$  Unused pins at V<sub>CC</sub> or GND

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated