

SN54CBTD3384, SN74CBTD3384 10-BIT BUS SWITCHES WITH LEVEL SHIFTING

SCDS025H – MAY 1995 – REVISED MAY 1997

- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input and Output Levels
- Designed to Be Used in Level-Shifting Applications
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Quarter-Size Small-Outline (DBQ), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Package, Ceramic DIPs (JT), and Ceramic Chip Carriers (FK)


description

The 'CBTD3384 provide ten bits of high-speed TTL-compatible bus switching. The low on-state resistance of the switches allows connections to be made without adding propagation delay. A diode to V_{CC} is integrated on the die to allow for level shifting between 5-V inputs and 3.3-V outputs.


These devices are organized as two 5-bit switches with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the switch is on and port A is connected to port B. When \overline{OE} is high, the switch is open and a high-impedance state exists between the two ports.

The SN54CBTD3384 is characterized for operation over the full military temperature range from -55°C to 125°C . The SN74CBTD3384 is characterized for operation from -40°C to 85°C .

SN54CBTD3384 . . . JT OR W PACKAGE
SN74CBTD3384 . . . DB, DBQ, DW, OR PW PACKAGE
(TOP VIEW)



SN54CBTD3384 . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection

FUNCTION TABLE

$\overline{1OE}$	$\overline{2OE}$	1B1–1B5	2B1–2B5
L	L	1A1–1A5	2A1–2A5
L	H	1A1–1A5	Z
H	L	Z	2A1–2A5
H	H	Z	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated


SN54CBTD3384, SN74CBTD3384

10-BIT BUS SWITCHES

WITH LEVEL SHIFTING

SCDS025H – MAY 1995 – REVISED MAY 1997

logic diagram



Pin numbers shown are for the DB, DBQ, DW, JT, PW, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Continuous channel current	128 mA
Input clamp current, I_{IK} ($V_{I/O} < 0$)	-50 mA
Package thermal impedance, θ_{JA} (see Note 2):	
DB package	104°C/W
DBQ package	113°C/W
DW package	81°C/W
PW package	120°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions

	SN54CBTD3384		SN74CBTD3384		UNIT
	MIN	MAX	MIN	MAX	
V_{CC} Supply voltage	4.5	5.5	4.5	5.5	V
V_{IH} High-level control input voltage	2		2		V
V_{IL} Low-level control input voltage		0.8		0.8	V
T_A Operating free-air temperature	-55	125	-40	85	°C



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54CBTD3384, SN74CBTD3384
10-BIT BUS SWITCHES
WITH LEVEL SHIFTING

SCDS025H – MAY 1995 – REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	SN54CBTD3384		SN74CBTD3384		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
V_{IK}		$V_{CC} = 4.5\text{ V}$, $I_I = -18\text{ mA}$			-1.2		-1.2	V
V_{OH}		See Figure 1						
I_I		$V_{CC} = 5.5\text{ V}$, $V_I = 5.5\text{ V or GND}$			± 1		± 1	μA
I_{CC}		$V_{CC} = 5.5\text{ V}$, $I_O = 0$, $V_I = V_{CC}\text{ or GND}$			1.5		1.5	mA
ΔI_{CC}^\ddagger	Control pins	$V_{CC} = 5.5\text{ V}$, One input at 3.4 V, Other inputs at $V_{CC}\text{ or GND}$			2.5		2.5	mA
C_i	Control pins	$V_I = 3\text{ V or 0}$			3		3	pF
$C_{iO(OFF)}$		$V_O = 3\text{ V or 0}$, $\overline{OE} = V_{CC}$			3.5		3.5	pF
r_{on}^\S		$V_I = 0$, $I_I = 64\text{ mA}$			5		5 7	Ω
		$V_I = 0$, $I_I = 30\text{ mA}$			5		5 7	
		$V_I = 2.4\text{ V}$, $I_I = 15\text{ mA}$			35		35 50	

† Typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

§ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two (A or B) terminals.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature range, $C_L = 50\text{ pF}$ (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54CBTD3384		SN74CBTD3384		UNIT
			MIN	MAX	MIN	MAX	
t_{pd}^\parallel	A or B	B or A		0.25		0.25	ns
t_{en}	\overline{OE}	A or B	2.2	9.7	2.3	7	ns
t_{dis}	\overline{OE}	A or B	1.5	8.6	1.7	5.3	ns

¶ This parameter is warranted but not production tested. The propagation delay is based on the RC time constant of the typical on-state resistance of the switch and a load capacitance of 50 pF, when driven by an ideal voltage source (zero output impedance).

SN54CBTD3384, SN74CBTD3384
10-BIT BUS SWITCHES
WITH LEVEL SHIFTING

SCDS025H – MAY 1995 – REVISED MAY 1997





Figure 1. V_{OH} Values



PARAMETER MEASUREMENT INFORMATION



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.