## **SN74CBTH3383** 10-BIT BUS-EXCHANGE SWITCH WITH BUS HOLD

24 V<sub>CC</sub>

23 5B2

22 ∏ 5A2

21 5A1

20 5B1

18 4A2

17 ¶ 4A1

16**∏** 4B1

15 3B2

14 3A2

13 BX

**DB. DW. OR PW PACKAGE** (TOP VIEW)

BF

1B1 🛚

1A2 L

1B2 []

6

2B1

2A1

2A2 [

2B2 9

GND L

3B1 **[**] 10 3A1 11

1A1 🛮 3

SCDS023E - MAY 1995 - REVISED AUGUST 1996

- **Functionally Equivalent to QS3388**
- 5- $\Omega$  Switch Connection Between Two Ports
- **TTL-Compatible Input and Output Levels**
- **Bus Hold on Data Inputs Eliminates the** Need for External Pullup/Pulldown Resistors
- **Package Options Include Plastic Packages**

# Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) description

The SN74CBTH3383 provides ten bits of high-speed TTL-compatible bus switching or exchanging with bus hold on all I/Os. The low

on-state resistance of the switch allows connection to be made with minimal propagation delay. When the switch is turned off, the bus-hold circuit pulls all I/Os to  $V_{CC}$  or to GND, depending on the last-known state of the pin. The bus-hold feature holds unused buses in a known TTL state, away from threshold. The bus-hold circuit can hold the bus in the last-known state as long as its leakage does not exceed 100 μA. If the leakage on the bus exceeds this value, the bus hold switches states. The bus-hold feature is active only when the SN74CBTH3383 I/Os are in the high-impedance state.

The device operates as a 10-bit bus switch or a 5-bit bus exchanger, which provides swapping of the A and B pairs of signals. The bus-exchange function is selected when BE is low. The switches are open when BE is high. Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74CBTH3383 is available in TI's shrink small-outline (DB) and thin shrink small-outline (PW) package, which provide the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN74CBTH3383 is characterized for operation from -40°C to 85°C.


## **FUNCTION TABLE**

BE	вх	1A1-5A1	1A2-5A2
L	L	1B1-5B1	1B2-5B2
L	Н	1B2-5B2	1B1-5B1
Н	Χ	Z	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> to V <sub>DD</sub>	0.5 V to	) 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	– 0.5 V to	7 V
Continuous channel current		mA
Input clamp current, I <sub>IK</sub> (V <sub>I/O</sub> < 0)	50	) mA
Maximum power dissipation at $T_A = 55^{\circ}$ C (in still air) (see Note 2	): DB package 0.	.6 W
	DW package1.	.6 W
	PW package 0.	.7 W
Storage temperature range, T <sub>stg</sub>	65°C to 15	50°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

## recommended operating conditions

		MIN	MAX	UNIT
Vcc	Supply voltage	4	5.5	V
VIH	High-level control input voltage	2		V
VIL	Low-level control input voltage		8.0	V
TA	Operating free-air temperature	-40	85	°C



<sup>2.</sup> The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

# PRODUCT PREVIEW

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS			TYP†	MAX	UNIT
VIK		V <sub>CC</sub> = 4.5 V,	$I_{I} = -18 \text{ mA}$				-1.2	V
II		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 5.5 V or GND				±1	μΑ
I <sub>I(hold)</sub>		$V_{CC} = 4.5 \text{ V},$	V <sub>I</sub> = 2 V or 0.8 V		100		500	μΑ
Icc		$V_{CC} = 5.5 \text{ V},$	$I_{O} = 0$ ,	$V_I = V_{CC}$ or GND			3	μΑ
∆l <sub>CC</sub> ‡	Control pins	V <sub>CC</sub> = 5.5 V,	One input at 3.4 V,	Other inputs at V <sub>CC</sub> or GND			2.5	mA
Ci	Control pins	V <sub>I</sub> = 3 V or 0				3		pF
C <sub>io(OFF</sub>		$V_0 = 3 \text{ V or } 0,$	BE = V <sub>CC</sub>			6		pF
r <sub>on</sub> §		V <sub>CC</sub> = 4 V,	V <sub>I</sub> = 2.4,	I <sub>I</sub> = 15 mA		16	22	
			$V_{I} = 0$ ,	I <sub>I</sub> = 64 mA		5	7	Ω
		$V_{CC} = 4.5 \text{ V},$	$V_{ } = 0$ ,	I <sub>I</sub> = 30 mA		5	7	22
			V <sub>I</sub> = 2.4 V,	I <sub>I</sub> = 15 mA		10	15	

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V ±0.5 V		V <sub>CC</sub> = 4 V		UNIT
	(INPOT)	(0011-01)	MIN	MAX	MIN	MAX	
t <sub>pd</sub> ¶	A or B	B or A		0.25		0.25	ns
t <sub>en</sub>	BX	A or B					ns
<sup>t</sup> en	BE	A or B					ns
<sup>t</sup> dis	BE	A or B					ns

<sup>¶</sup> This parameter is warranted but not production tested. The propagation delay is based on the RC time constant of the typical on-state resistance of the switch and a load capacitance of 50 pF, when driven by an ideal voltage source (zero output impedance).

<sup>‡</sup>This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

<sup>§</sup> Measured by the voltage drop between the input terminal and the output terminal at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two terminals.

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 2.5$  ns.  $t_f \leq 2.5$  ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated