SN74CBT3126 QUADRUPLE BUS SWITCH

SCDS020B - MAY 1995 - REVISED JUNE 1996

14 🛛 V_{CC}

13 40E

12 4A

11 AB

10 3OE

9 3A

8 3B

D, DB, OR PW PACKAGE (TOP VIEW)

10E

1A [2

1B 🛛

20E [

GND 7

2A [

3

4

5 2В[

6

- Standard '126-Type Pinout
- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input and Output Levels
- **Package Options Include Plastic** Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

description


The SN74CBT3126 guadruple bus switch features independent line switches. Each switch is disabled when the associated output-enable (OE) input is low.

The SN74CBT3126 is available in TI's shrink small-outline (DB) and thin shrink small-outline (PW) packages, which provide the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN74CBT3126 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE				
	INPUTS/ OUTPUTS			
UE	A,B			
Н	A = B			
L	Z			

logic diagram (positive logic)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



RODUCT PREVIEW

SN74CBT3126 QUADRUPLE BUS SWITCH

SCDS020B - MAY 1995 - REVISED JUNE 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

$ \begin{array}{llllllllllllllllllllllllllllllllllll$	
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

 The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book.

recommended operating conditions

		MIN	MAX	UNIT
VCC	Supply voltage	4	5.5	V
VIH	High-level control input voltage	2		V
VIL	Low-level control input voltage		0.8	V
ТĄ	Operating free-air temperature	-40	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS		MIN	TYP‡	MAX	UNIT
VIK		$V_{CC} = 4 V,$	l _l = –18 mA				-1.2	V
Ц		V _{CC} = 5.5 V,	$V_I = 5.5 V \text{ or GND}$				±1	μΑ
ICC		V _{CC} = 5.5 V,	I _O = 0,	$V_I = V_{CC}$ or GND			3	μΑ
∆ICC§	Control pins	V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V_{CC} or GND			2.5	mA
Ci	Control pins	V _I = 3 V or 0				3		pF
Cio(OFF	-)	V _O = 3 V or 0,	$OE = V_{CC}$			6		pF
		$V_{CC} = 4 V,$	V _I = 2.4 V,	lj = 15 mA		16	22	
r _{on} ¶			V _I = 0,	lj = 64 mA		5	7	Ω
'on "		$V_{CC} = 4.5 V$	$V_{I} = 0,$	lj = 30 mA		5	7	52
			V ₁ = 2.4 V,	l _l = 15 mA		10	15	

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

\$ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

¶ Measured by the voltage drop between the A and the B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.




SN74CBT3126 QUADRUPLE BUS SWITCH

SCDS020B - MAY 1995 - REVISED JUNE 1996

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V ± 0.5 V		V _{CC} = 4 V		UNIT
			MIN	MAX	MIN	MAX	
t _{pd} †	A or B	B or A		0.25		0.25	ns
ten	OE	A or B					ns
^t dis	OE	A or B					ns

[†] This parameter is warranted but not production tested. The propagation delay is based on the RC time constant of the typical on-state resistance of the switch and a load capacitance of 50 pF, when driven by an ideal voltage source (zero output impedance).



NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.

- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tpLH andtpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated