SN74CBT16232 SYNCHRONOUS 16-BIT TO 32-BIT FET MULTIPLEXER/DEMULTIPLEXER

SCDS009F - MAY 1995 - REVISED AUGUST 1996

- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input and Output Levels
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and 300-mil Shrink Small-Outline (DL) Packages

description

The SN74CBT16232 is a 16-bit to 32-bit synchronous switch used in applications in which two separate datapaths must be multiplexed onto, or demultiplexed from, a single path.

Two select inputs (S0 and S1) control the data flow. A clock (CLK) and a clock enable ($\overline{\text{CLKEN}}$) synchronize the device operation. When $\overline{\text{CLKEN}}$ is high, the bus switch remains in the last clocked function.

The SN74CBT16232 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE

S1	S0	CLK	CLKEN	FUNCTION		
Х	Х	Х	Н	Last state		
L	L	1	L	Disconnect		
L	Н	1	L	A = B1 and A = B2		
Н	L	1	L	A = B1		
Н	Н	\uparrow	L	A = B2		

DGG OR DL PACKAGE (TOP VIEW)

		
1A [₁ O	₅₆] 1B1
2B1 [2	₅₅ 1B2
2B2 [3	54 2A
3A [4	53 3B1
4B1 [5	52 3B2
4B2 [6	51 4A
5A [7	50 5B1
6B1 [8	49 5B2
6B2 [9	48 🛮 6A
7A [10	47 7B1
8B1 [11	46 7B2
8B2 [12	45 🛮 8A
GND [13	44] GND
V _{CC} [14	43 V _{CC}
9A [15	42] 9B1
10B1 [16	41 9B2
10B2 [17	40 10A
11A [18	39 11B1
12B1 [19	38 11B2
12B2 [20	37] 12A
13A [21	36 13B1
14B1 [22	35 13B2
14B2 [23	34 🛮 14A
15A [24	33 15B1
16B1 [25	32 15B2
16B2 [26	³¹ 16A
CLK [27	³⁰ S0
CLKEN [28	²⁹ S1




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCDS009F - MAY 1995 - REVISED AUGUST 1996

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} –0.5 V to 7 V
Input voltage range, V _I (see Note 1)
Continuous channel current
Input clamp current, I _{IK} (V _I < 0)
Maximum power package dissipation at T _A = 55°C (in still air) (see Note 2): DGG package
DL package 1.4 W
Storage temperature range, T _{stg} –65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

recommended operating conditions

		MIN	MAX	UNIT
VCC	Supply voltage	4	5.5	V
VIH	High-level input voltage	2		V
V _{IL}	Low-level input voltage		0.8	V
TA	Operating free-air temperature	-40	85	°C



SN74CBT16232 SYNCHRONOUS 16-BIT TO 32-BIT FET MULTIPLEXER/DEMULTIPLEXER

SCDS009F - MAY 1995 - REVISED AUGUST 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN TYP	† MAX	UNIT
VIK		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2	V
I		$V_{CC} = 5.5 \text{ V},$	$V_I = 5.5 \text{ V or GND}$			± 1	μΑ
Icc		$V_{CC} = 5.5 \text{ V},$	$I_{O} = 0$,	$V_I = V_{CC}$ or GND		3	μΑ
Δl _{CC} ‡	Control pins	$V_{CC} = 5.5 \text{ V},$	One input at 3.4 V,	Other inputs at V _{CC} or GND		2.5	mA
Cl	Control pins	V _I = 3 V or 0			4.	5	pF
C	A port	V _O = 3 V or 0,	CLKEN = 0,	00 0 04 0	6.	5	pF
C _{io(OFF)}	B port			S0 = 0, $S1 = 0$		4	PΓ
		$V_{CC} = 4 V$,	$V_{I} = 2.4 V$,	I _I = 15 mA	1	4 20	
r _{on} §			$V_I = 0$,	I _I = 64 mA		5 7	Ω
		V _{CC} = 4.5 V	$V_I = 0$,	I _I = 30 mA		5 7] 12
			$V_{I} = 2.4 V,$	I _I = 15 mA	1	0 15	

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER			V _{CC} = 5 V ± 0.5 V		V _{CC} = 4 V		UNIT
			MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency		0	150	0	150	MHz
t _W	Pulse duration	CLK high or low	3.3		3.3		ns
t _{su} Setu	0	S0, S1 before CLK↑	1.9		2.2		
	Setup time	CLKEN before CLK↑	1.9		2.4		ns
th	Hold time	S0, S1 after CLK↑	1		0.5		
	noid time	CLKEN after CLK↑	1.8		1.9		ns

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V ± 0.5 V		V _{CC} = 4 V		UNIT
			MIN	MAX	MIN	MAX	
f _{max}			150		150		MHz
$t_{pd}\P$	A or B	B or A		0.25		0.25	ns
t _{pd}	CLK	A or B	2	5.8		6.1	ns
^t en	CLK	A, B1, B2	1.8	6.2		6.8	ns
^t en	CLK	B1 or B2	3.1	7.9		8.5	ns
^t dis	CLK	A or B	1.9	6.2		5.8	ns

This parameter is warranted but not production tested. The propagation delay is based on the RC time constant of the typical on-state resistance of the switch and a load capacitance of 50 pF, when driven by an ideal voltage source (zero output impedance).




[‡] This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

[§] Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

SCDS009F - MAY 1995 - REVISED AUGUST 1996

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq 2.5 \text{ ns.}$ $t_f \leq 2.5 \text{ ns.}$
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tplH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated