SCDS007H - NOVEMBER 1992 - REVISED AUGUST 1996

- **5-**Ω Switch Connection Between Two Ports
- TTL-Compatible Input and Output Levels
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and 300-mil Shrink Small-Outline (DL) Packages

### description

The SN74CBT16212 provides 24 bits of high-speed TTL-compatible bus switching or exchanging. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device operates as a 24-bit bus switch or a 12-bit bus exchanger, which provides data exchanging between the four signal ports via the data-select (S0-S2) terminals.

The SN74CBT16212 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

FUNCTION TABLE

S2	S1	S0	A1	A2	FUNCTION
L	L	L	Z	Z	Disconnect
L	L	Н	B1	Z	A1 = B1
L	н	L	B2	Z	A1 = B2
L	н	н	Z	B1	A2 = B1
н	L	L	Z	B2	A2 = B2
н	L	н	Z	Z	Disconnect
н	Н	L	B1	B2	A1 = B1, A2 = B2
н	Н	Н	B2	B1	A1 = B2, A2 = B1

DGG OR DL PACKAGE (TOP VIEW)						
		, 				
sol		56 S1				
1A1	2	55 S2				
1A2	3	54 🛛 1B1				
2A1	4	53 🛛 1B2				
2A2	5	52 2B1				
3A1	6	51 🛛 2B2				
3A2	7	50 🛛 3B1				
GND	8	49 🛛 GND				
4A1	9	48 🛛 3B2				
4A2	10	47 🛛 4B1				
5A1	11	46 🛛 4B2				
5A2	12	45 <b>5</b> B1				
6A1	13	44 🛛 5B2				
6A2	14	43 🛛 6B1				
7A1	15	42 🛛 6B2				
7A2	16	41 🛛 7B1				
V <sub>CC</sub>	17	40 <b>0</b> 7B2				
8A1	18	39 🛛 8B1				
GND	19	38 🛛 GND				
8A2	20	37 8B2				
9A1	21	36 🛛 9B1				
9A2	22	35 🛛 9B2				
10A1	23	34 🛛 10B1				
10A2	24	33 0 10B2				
11A1	25	32 11B1				
11A2	26	31 <b>11B</b> 2				
12A1	27	30 <b>12B</b> 1				
12A2	28	29 12B2				



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

SCDS007H - NOVEMBER 1992 - REVISED AUGUST 1996

## logic diagram



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	).5 V to 7 V
Input voltage range, VI (see Note 1) –0	).5 V to 7 V
Continuous channel current	128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DGG package	1 W
DL package	1.4 W
Storage temperature range, T <sub>stg</sub> 65°	C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

## recommended operating conditions

		MIN	MAX	UNIT
VCC	Supply voltage	4	5.5	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
TA	Operating free-air temperature	-40	85	°C



SCDS007H - NOVEMBER 1992 - REVISED AUGUST 1996

#### TEST CONDITIONS TYP<sup>†</sup> PARAMETER MIN MAX UNIT -1.2 VIK $V_{CC} = 4.5 V,$ $I_{I} = -18 \text{ mA}$ V VI = 5.5 V $V_{CC} = 0,$ 10 łį. μΑ V<sub>CC</sub> = 5.5 V, $V_I = 5.5 V \text{ or } GND$ ±1 3 ICC V<sub>CC</sub> = 5.5 V, $I_{O} = 0$ , $V_I = V_{CC} \text{ or } GND$ μA ∆lcc‡ Control pins $V_{CC} = 5.5 V_{,}$ One input at 3.4 V, Other inputs at V<sub>CC</sub> or GND 2.5 mΑ Control pins $V_I = 3 V \text{ or } 0$ 4 pF Ci 7.5 $V_{O} = 3 V \text{ or } 0,$ S0, S1, or S2 = V<sub>CC</sub> pF Cio(OFF) $V_{CC} = 4 V,$ V<sub>I</sub> = 2.4 V, $I_{I} = 15 \text{ mA}$ $I_I = 64 \text{ mA}$ 4 7 ron§ $V_I = 0$ Ω 7 VCC = 4.5 V $I_{I} = 30 \text{ mA}$ 4 $V_{I} = 2.4 V_{,}$ $I_{I} = 15 \text{ mA}$ 6 12

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

<sup>†</sup> All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

<sup>‡</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

§ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.


# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	ТО (OUTPUT)	V <sub>CC</sub> = 5 V ± 0.5 V		V <sub>CC</sub> = 4 V		UNIT
	(INPUT)	(001-01)	MIN	MAX	MIN	MAX	
t <sub>pd</sub> ¶	A or B	B or A		0.25		0.25	ns
<sup>t</sup> pd	S		2.6	10.2		11.3	
ten	S	A or B	2.7	10.6		11.5	ns
<sup>t</sup> dis	S	A or B	1.2	11.3		12.1	ns

This parameter is warranted but not production tested. The propagation delay is based on the RC time constant of the typical on-state resistance of the switch and a load capacitance of 50 pF, when driven by an ideal voltage source (zero output impedance).



SCDS007H - NOVEMBER 1992 - REVISED AUGUST 1996



## PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns. D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

## Figure 1. Load Circuit and Voltage Waveforms



### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated