SCDS006G - NOVEMBER 1992 - REVISED JUNE 1996

- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input and Output Levels
- Package Options Include Plastic Thin Shrink Small-Outline (DGG), 300-mil Shrink Small-Outline (DL), and 380-mil Fine-Pitch Ceramic Flat (WD) Packages

#### description

The 'CBT16209 provide 18 bits of high-speed TTL-compatible bus switching or exchanging. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The devices operate as an 18-bit bus switch or a 9-bit bus exchanger, which provides data exchanging between the four signal ports via the data-select (S0-S2) terminals.

The SN54CBT16209 is characterized for operation from  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74CBT16209 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

S2	S1	S0	A1	A2	FUNCTION		
L	L	L	Z	Z	Disconnect		
L	L	н	B1	Z	A1 to B1		
L	Н	L	B2	Z	A1 to B2		
L	Н	н	Z	B1	A2 to B1		
н	L	L	Z	B2	A2 to B2		
н	L	н	Z	Z	Disconnect		
н	н	L	B1	B2	A1 to B1, A2 to B2		
н	Н	Н	B2	B1	A1 to B2, A2 to B1		

FUNCTION TABLE

SN54CBT16209 WD PACKAGE SN74CBT16209 DGG OR DL PACKAGE (TOP VIEW)									
1									
S0 [	1	48 S1							
1A1 [	2	47 S2							
1A2	3	46 ] 1B1							
GND [	4	45 ] 1B2							
2A1 🛛	5	44 2B1							
2A2 [	6	43 2B2							
V <sub>CC</sub> [	7	42 GND							
3A1 [	8	41 3B1							
3A2 🛛	9	40 3B2							
GND [	10	39 GND							
4A1 [	11	38 4B1							
4A2 🛛	12	37 4B2							
5A1 [	13	36 5B1							
5A2 [	14	35 5B2							
GND [	15	34 ] GND							
6A1 [	16	33 6B1							
6A2 🛛	17	32 6B2							
7A1 [	18	31 <b>]</b> 7B1							
7A2 🛛	19	30 7B2							
GND [	20	29 GND							
8A1 [	21	28 8B1							
8A2 [	22	27 8B2							
9A1 [	23	26 9B1							
9A2 [	24	25 9B2							

Г



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

SCDS006G - NOVEMBER 1992 - REVISED JUNE 1996

### logic diagram



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	
Continuous channel current	
Input clamp current, $I_{IK}$ (V <sub>1</sub> < 0)	
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DGG package	
$DGG package \dots DGG package DGG package \dots DGG package DG$	
Storage temperature range, T <sub>stg</sub> –6	5°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

#### recommended operating conditions

			SN54CBT16209		SN74CBT16209		
		MIN	MIN MAX		MAX	UNIT	
VCC	Supply voltage	4	5.5	4	5.5	V	
VIH	High-level input voltage	2		2		V	
VIL	Low-level input voltage		0.8		0.8	V	
Т <sub>А</sub>	Operating free-air temperature	-55	125	-40	85	°C	



SCDS006G - NOVEMBER 1992 - REVISED JUNE 1996

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			MIN	түр†	MAX	UNIT		
VIK		V <sub>CC</sub> = 4.5 V,	lj = -18 mA				-1.2	V
η		V <sub>CC</sub> = 0,	VI = 5.5 V				10	
		V <sub>CC</sub> = 5.5 V,	VI = 5.5 V or GND				±1	μA
ICC		V <sub>CC</sub> = 5.5 V,	IO = 0,	$V_I = V_{CC}$ or GND			3	μA
$\Delta I_{CC}^{\ddagger}$	Control pins	V <sub>CC</sub> = 5.5 V,	One input at 3.4 V,	Other inputs at $V_{CC}$ or GND			2.5	mA
Ci	Control pins	VI = 3 V or 0				4		pF
C <sub>io(OFF)</sub>		V <sub>O</sub> = 3 V or 0,	S0, S1, or S2 = $V_{CC}$			7.5		pF
			$V_{I} = 0,$	l <sub>l</sub> = 64 mA		4	8	
r <sub>on</sub> §		$V_{CC} = 4.5 V$	$V_{I} = 0,$	lj = 30 mA		4	8	Ω
			V <sub>I</sub> = 2.4 V,	lj = 15 mA		6	15	

<sup>†</sup> All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C. <sup>‡</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

§ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.


#### switching characteristics over recommended operating free-air temperature range, CL = 50 pF (unless otherwise noted) (see Figure 1)

		TO (OUTPUT)	SN54CBT16209				SN74CBT16209				
PARAMETER	FROM (INPUT)		V <sub>CC</sub> = 5 V ± 0.5 V		V <sub>CC</sub> = 4 V		V <sub>CC</sub> = 5 V ± 0.5 V		V <sub>CC</sub> = 4 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub> ¶	A or B	D an A		0.8				0.25		0.25	20
<sup>t</sup> pd	S	B or A	2	13.1		14	2.6	10.2		11.3	ns
ten	S	A or B	1.7	15.3		16	2.7	10.6		11.5	ns
<sup>t</sup> dis	S	A or B	1	13.2		14.5	1.2	11.3		12.1	ns

This parameter is warranted but not production tested. The propagation delay is based on the RC time constant of the typical on-state resistance of the switch and a load capacitance of 50 pF, when driven by an ideal voltage source (zero output impedance).



SCDS006G - NOVEMBER 1992 - REVISED JUNE 1996



### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G. tpLH and tpHL are the same as  $t_{pd}$ .

### Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated