SCBS691 - MAY 1997

<ul> <li>Members of the Texas Instruments Widebus<sup>™</sup> Family</li> </ul>	SN54LVTH16541 WD PACKAGE SN74LVTH16541 DGG, DGV, OR DL PACKAGE (TOP VIEW)					
<ul> <li>State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power</li> </ul>	10E1 1 48 10E2 1Y1 2 47 1A1					
<ul> <li>Dissipation</li> <li>Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With</li> </ul>	1Y2 3 46 1 1A2 GND 4 45 GND 1Y3 5 44 1 1A3					
<ul> <li>3.3-V V<sub>CC</sub>)</li> <li>Support Unregulated Battery Operation</li> </ul>	$     1Y4 \begin{bmatrix}     6 & 43 \\     V_{CC} \begin{bmatrix}     7 & 42   \end{bmatrix} V_{CC}   $					
Down to 2.7 V	1Y5 <b>[</b> 8 41 <b>]</b> 1A5					
<ul> <li>High-Impedance State During Power Up and Power Down</li> </ul>	1Y6 9 40 1A6 GND 10 39 GND					
<ul> <li>Typical V<sub>OLP</sub> (Output Ground Bounce)</li> <li>&lt; 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C</li> </ul>	1Y7 [ 11 38 ] 1A7 1Y8 [ 12 37 ] 1A8					
<ul> <li>ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V</li> </ul>	2Y1 [ 13 36 ] 2A1 2Y2 [ 14 35 ] 2A2					
<ul> <li>Using Machine Model (C = 200 pF, R = 0)</li> <li>Latch-Up Performance Exceeds 500 mA Per</li> </ul>	GND [ 15 34 ] GND 2Y3 [ 16 33 ] 2A3					
JESD 17	2Y4 [ 17 32 ] 2A4 V <sub>CC</sub> [ 18 31 ] V <sub>CC</sub>					
<ul> <li>Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown</li> </ul>	2Y5 [ 19 30 ] 2A5 2Y6 [ 20 29 ] 2A6					
<ul><li>Resistors</li><li>Power Off Disables Inputs/Outputs,</li></ul>	GND 21 28 GND 2Y7 22 27 2A7					
<ul> <li>Permitting Live Insertion</li> <li>Distributed V<sub>CC</sub> and GND Pin Configuration</li> </ul>	2Y8 23 26 2A8 2OE1 24 25 2OE2					

- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

### description

These 16-bit buffers/drivers are designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices are noninverting 16-bit buffers composed of two 8-bit sections with separate output-enable signals. For either 8-bit buffer section, the two output-enable ( $1\overline{OE1}$  and  $1\overline{OE2}$  or  $2\overline{OE1}$  and  $2\overline{OE2}$ ) inputs must be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 8-bit buffer section are in the high-impedance state.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

SCBS691 - MAY 1997

## description (continued)

When V<sub>CC</sub> is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, OE should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

Г

The SN54LVTH16541 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVTH16541 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each 8-bit section)					
(each 8-bit sect	ion)				
INPUTS	OUTP				

	INPUIS		OUTPUT
OE1	OE2	Α	Y
L	L	L	L
L	L	Н	н
н	Х	Х	Z
Х	Н	Х	Z

## logic symbol<sup>†</sup>

1 <u>0E1</u> 1 <u>0E2</u> 2 <u>0E1</u> 2 <u>0E2</u>	1 48 24 25	&	EN1 EN2		
1A1	47	רי ן ז	 ∣ 1 ⊽	2	1Y1
1A2	46			3	1Y2
1A3	44			5	1Y3
1A4	43			6	1Y4
1A5	41			8	1Y5
1A6	40			9	1Y6
	38			11	
1A7	37	<b></b>		12	1Y7
1A8	36			13	1Y8
2A1	35	1	I 2 ▽	14	2Y1
2A2	33	·		16	2Y2
2A3	32			17	2Y3
2A4	30			19	2Y4
2A5	29			20	2Y5
2A6	27			20	2Y6
2A7					2Y7
2A8	26			23	2Y8

<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



13

2Y1

### logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	
Voltage range applied to any output in the high or power-off state, V <sub>O</sub> (see Note 1)	
Current into any output in the low state, IO: SN54LVTH16541	
SN74LVTH16541	128 mA
Current into any output in the high state, I <sub>O</sub> (see Note 2): SN54LVTH16541	48 mA
SN74LVTH16541	64 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	–50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3): DGG package	89°C/W
DGV package	93°C/W
DL package	94°C/W
Storage temperature range, T <sub>stg</sub> 6	

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
  - 3. The package thermal impedance is calculated in accordance with JESD 51.

### recommended operating conditions (see Note 4)

			SN54LVT	H16541	SN74LVT		
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	2.7	3.6	2.7	3.6	V	
VIH	High-level input voltage	2	W	2		V	
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage		5.5		5.5	V	
Iон	High-level output current	6	-24		-32	mA	
IOL	Low-level output current		20	48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	20	10		10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate	-	Q 200		200		μs/V
T <sub>A</sub>	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SCBS691 - MAY 1997

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CON	SN54I	VTH165	41	SN74L	41	UNIT				
PA	RAMEIER	TEST CON	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT			
VIK		V <sub>CC</sub> = 2.7 V,	lj = -18 mA			-1.2			-1.2	V		
		V <sub>CC</sub> = 2.7 V to 3.6 V,	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0.2			V <sub>CC</sub> -0.2					
		V <sub>CC</sub> = 2.7 V,	I <sub>OH</sub> = –8 mA	2.4			2.4			V		
VOH			I <sub>OH</sub> = -24 mA	2				-		V		
		V <sub>CC</sub> = 3 V	I <sub>OH</sub> = -32 mA				2					
			I <sub>OL</sub> = 100 μA			0.2			0.2			
		$V_{CC} = 2.7 V$	I <sub>OL</sub> = 24 mA			0.5			0.5			
.,			I <sub>OL</sub> = 16 mA			0.4			0.4	.,		
VOL			I <sub>OL</sub> = 32 mA			0.5			0.5	V		
		$V_{CC} = 3 V$	I <sub>OL</sub> = 48 mA			0.55						
			I <sub>OL</sub> = 64 mA						0.55	l		
		V <sub>CC</sub> = 0 or 3.6 V,	V <sub>I</sub> = 5.5 V		μ,	10			10	±1		
	Control inputs	V <sub>CC</sub> = 3.6 V,	$V_I = V_{CC}$ or GND		N.C.	±1			±1			
łı			VI = VCC		A.	1			1	μA		
	Data inputs		$V_{I} = 0$		N	-5			-5	1		
loff		$V_{CC} = 0$ , $V_{I}$ or $V_{O} = 0$	to 4.5 V	, /(	<u>S</u>	±100			±100	μA		
	Detainste		V <sub>I</sub> = 0.8 V	75			75			•		
l(hold)	Data inputs	$V_{CC} = 3 V$	V <sub>I</sub> = 2 V	-75			-75			μA		
IOZH	-	V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 3 V			5			5	μA		
IOZL		V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 0.5 V			-5			-5	μA		
I <sub>OZPU</sub> ‡		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, V <sub>O</sub> = OE = don't care	= 0.5 V to 3 V,			±100			±100	μA		
IOZPD <sup>‡</sup>		$\frac{V_{CC}}{OE} = 1.5 \text{ V to } 0, \text{ V}_{O} = 0.5 \text{ V to } 3 \text{ V},$ OE = don't care				±100			±100	μA		
			Outputs high			0.19			0.19			
ICC		$V_{CC} = 3.6 \text{ V}, \text{ I}_{O} = 0,$ $V_{I} = V_{CC} \text{ or GND}$	Outputs low			5			5	mA		
			Outputs disabled			0.19			0.19	1		
ΔI <sub>CC</sub> §		$V_{CC} = 3 V \text{ to } 3.6 V,$ One input at $V_{CC} - 0.6 V,$ Other inputs at $V_{CC}$ or GND				0.2			0.2	mA		
C <sub>i</sub>		V <sub>I</sub> = 3 V or 0			4			4		pF		
C <sub>1</sub>			= 3 V or 0									

<sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C. <sup>‡</sup> This parameter is warranted but not production tested.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



SCBS691 - MAY 1997

## switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)

			5	SN54LV	FH16541			SN74	LVTH1	6541		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V	V <sub>CC</sub> = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	түр†	MAX	MIN	MAX	
<sup>t</sup> PLH	А	Y	1	3.7	Ŋ	4	1	2.4	3.5		3.8	ns
<sup>t</sup> PHL	A	I	1	3.7	JIL	4	1	2	3.5		3.8	115
<sup>t</sup> PZH	OE	Y	1.1	4.8	RE	5.7	1.2	2.7	4.6		5.5	ns
<sup>t</sup> PZL	OE	I	1.1	4.8	7,	5.4	1.2	2.8	4.6		5.2	115
<sup>t</sup> PHZ	OE	×	2.1	6.2		6.5	2.2	4.1	5.9		6.2	ns
<sup>t</sup> PLZ	ÛE	ſ	1.9	5.7		6	2.2	3.8	5.4		5.5	115
<sup>t</sup> sk(o) <sup>‡</sup>				4					0.5		0.5	ns

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.
 <sup>‡</sup> Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.



SCBS691 - MAY 1997



### PARAMETER MEASUREMENT INFORMATION

NOTES: A. C<sub>1</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns. t<sub>f</sub>  $\leq$  2.5 ns. D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated