
SN54LVTH574, SN74LVTH574 3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS


SCBS688 - MAY 1997

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation
- High-Impedance State During Power Up and Power Down
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Ceramic (J) DIPs

SN54LVTH574 . . . J OR W PACKAGE SN74LVTH574 . . . DB, DW, OR PW PACKAGE (TOP VIEW)



SN54LVTH574 . . . FK PACKAGE (TOP VIEW)



description

These octal flip-flops are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The eight flip-flops of the 'LVTH574 are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components. \overline{OE} does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCBS688 - MAY 1997


description (continued)

The SN54LVTH574 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LVTH574 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE (each flip-flop)


	INPUTS	OUTPUT	
Б	CLK	D	Q
L	1	Н	Н
L	\uparrow	L	L
L	H or L	Χ	Q_0
Н	Χ	Χ	Z

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



To Seven Other Channels

SN54LVTH574, SN74LVTH574 3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS688 - MAY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, VO (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, IO: SN54LVTH574	96 mA
SN74LVTH574	128 mA
Current into any output in the high state, IO (see Note 2): SN54LVTH574	48 mA
SN74LVTH574	64 mA
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ _{.IA} (see Note 3): DB package	115°C/W
DW package	97°C/W
PW package	128°C/W
Storage temperature range, T _{stq}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		SN54LV	TH574	SN74LV	UNIT		
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2	2	2		V
V _{IL}	Low-level input voltage		0.8		0.8	V	
VI	Input voltage	40	5.5		5.5	V	
IOH	High-level output current		7	-24		-32	mA
loL	Low-level output current		27/	48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	30/	10		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

SN54LVTH574, SN74LVTH574 3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS688 - MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST 60	SN54	LVTH57	4	SN74	LVTH57	4	UNIT		
PAR	AWEIEK	1551 CO	TEST CONDITIONS			MAX	MIN	TYP†	MAX	UNII	
VIK		$V_{CC} = 2.7 \text{ V},$	I _I = -18 mA			-1.2			-1.2	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I _{OH} = -100 μA	V _{CC} -0.2			V _{CC} -0.2				
V		$V_{CC} = 2.7 \text{ V},$	I _{OH} = -8 mA	2.4			2.4			V	
VOH		V _{CC} = 3 V	$I_{OH} = -24 \text{ mA}$	2						V	
		ACC = 2 A	I _{OH} = -32 mA				2				
		V _{CC} = 2.7 V	I _{OL} = 100 μA			0.2			0.2		
		VCC = 2.7 V	I _{OL} = 24 mA			0.5			0.5		
VOL			I _{OL} = 16 mA			0.4			0.4	V	
VOL		V _{CC} = 3 V	I _{OL} = 32 mA			0.5			0.5	V	
		ACC = 2 A	I _{OL} = 48 mA			0.55					
			I _{OL} = 64 mA						0.55		
		$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V _I = 5.5 V		13	10			10		
l _l	Control inputs	V _{CC} = 3.6 V,	V _I = V _{CC} or GND	or GND ±1				μΑ			
	Data inputs	V _{CC} = 3.6 V	VI = VCC		7	1			1	•	
			V _I = 0)	- 5			- 5		
l _{off}		$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V	20/					±100	μΑ	
ha in	Data inputs	V _{CC} = 3 V	V _I = 0.8 V	75			75			^	
l(hold)	Data Iliputs		V _I = 2 V	-75			-75			μΑ	
lozh		$V_{CC} = 3.6 \text{ V},$	V _O = 3 V			5			5	μΑ	
lozL		$V_{CC} = 3.6 \text{ V},$	V _O = 0.5 V			- 5			- 5	μΑ	
lozpu‡		$V_{CC} = 0 \text{ to } 1.5 \text{ V},$ $V_{O} = 0.5 \text{ V to } 3 \text{ V}, \overline{\text{OE}}$	= don't care			±100			±100	μΑ	
I _{OZPD} ‡		$V_{CC} = 1.5 \text{ V to } 0,$ $V_{O} = 0.5 \text{ V to } 3 \text{ V, } \overline{\text{OE}}$	CC = 1.5 V to 0, O = 0.5 V to 3 V, OE = don't care			±100			±100	μА	
Icc		V _{CC} = 3.6 V,	Outputs high			0.19			0.19		
		$I_O = 0$, $V_I = V_{CC}$ or GND	Outputs low			5	5		5	mA	
			Outputs disabled			0.19			0.19		
Δl _{CC} §		V_{CC} = 3 V to 3.6 V, One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND				0.2			0.2	mA	
Ci		V _I = 3 V or 0			3			3		pF	
Co		V _O = 3 V or 0	V _O = 3 V or 0		7			7		pF	

 $^{^{\}dagger}$ All typical values are at VCC = 3.3 V, TA = 25°C.

[‡] This parameter is characterized but not production tested.

[§] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SCBS688 - MAY 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			SN54L\	/TH574		SN74LVTH574				
		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency	0	150	∴ 0	150	0	150	0	150	MHz
t _W	Pulse duration, CLK high or low	3.3	aDi	3.3		3.3		3.3		ns
t _{su}	Setup time, data before CLK↑	2.1	OP-OF	2.5		2		2.4		ns
t _h	Hold time, data after CLK↑	0.3	.6.	0		0.3		0		ns

switching characteristics over recommended free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)


		TO (OUTPUT)	SN54LVTH574				SN74LVTH574						
PARAMETER	FROM (INPUT)		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX		
f _{max}			150		150		150			150		MHz	
^t PLH	CLK	CLK	Q	1.7	4.9	N/A	5.5	1.8	3	4.5		5.3	ns
^t PHL			ď	1.7	4.9	34	5.5	1.8	3	4.5		5.3	115
^t PZH	ŌE	Q	1.4	5/	y ,	6.1	1.5	3.2	4.8		5.9	ns	
t _{PZL}	OE	OE	α	1.4	55		6.1	1.5	3.5	4.8		5.9	115
^t PHZ	ŌĒ	Q	1.9	5		5.3	2	3.5	4.8		5.1	ns	
t _{PLZ}		Q	1.9	4.7		4.7	2	3.2	4.4		4.4	110	

 $[\]uparrow$ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



SCBS688 - MAY 1997

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq 2.5$ ns. $t_f \leq 2.5$ ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated