- Members of the Texas Instruments

 Widebus™ Family
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Outputs Have Equivalent 22-Ω Series Resistors, So No External Resistors Are Required
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- High-Impedance State During Power Up and Power Down
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Distributed V_{CC} and GND Pin Configuration
 Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54LVTH162240 . . . WD PACKAGE SN74LVTH162240 . . . DGG, DGV, OR DL PACKAGE (TOP VIEW)

| 10E | $ _{\scriptscriptstyle 1}$ | 48 2 0E |
|-------------------|----------------------------|--------------------|
| 1Y1 [| 2 | 47 🛮 1A1 |
| 1Y2 [| | 46 1A2 |
| GND [| 4 | 45 GND |
| 1Y3 [| | 44 🛮 1A3 |
| 1Y4 [| | 43 1A4 |
| v _{cc} [| 7 | 42 V _{CC} |
| 2Y1 [| 8 | 41 2A1 |
| 2Y2 [| 9 | 40 2A2 |
| GND [| 10 | 39 GND |
| 2Y3 [| 11 | 38 2A3 |
| 2Y4 [| | 37 2A4 |
| 3Y1 [| 13 | 36 3A1 |
| 3Y2 [| 14 | 35 3A2 |
| GND [| 15 | 34 GND |
| 3Y3 [| 16 | 33 🛚 3A3 |
| 3Y4 [| 17 | 32 3A4 |
| v _{cc} [| 18 | 31 V _{CC} |
| 4Y1 [| 19 | 30 4A1 |
| 4Y2 [| 20 | 29 4A2 |
| GND [| 21 | 28 GND |
| 4Y3 [| 22 | 27 🛮 4A3 |
| 4Y4 [| 23 | 26 4A4 |
| 4OE | 24 | 25 3OE |
| | Щ | |

description

These 16-bit buffers/drivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVTH162240 are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated



SN54LVTH162240, SN74LVTH162240 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS685 - MARCH 1997

description (continued)

The devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. The devices provide inverting outputs and symmetrical active-low output-enable (\overline{OE}) inputs.

The outputs, which are designed to source or sink up to 12 mA, include equivalent 22- Ω series resistors to reduce overshoot and undershoot.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.


The SN54LVTH162240 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LVTH162240 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE (each 4-bit buffer)

| INP | JTS | OUTPUT |
|-----|-----|--------|
| OE | Α | Y |
| L | Н | L |
| L | L | Н |
| Н | X | Z |




logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage range, V _{CC} | –0.5 V to 4.6 V |
|---|-----------------|
| Input voltage range, V _I (see Note 1) | –0.5 V to 7 V |
| Voltage range applied to any output in the high or power-off state, V _O (see Note 1) | 0.5 V to 7 V |
| Current into any output in the low state, IO: SN54LVTH162240 | 96 mA |
| SN74LVTH162240 | 128 mA |
| Current into any output in the high state, IO (see Note 2): SN54LVTH162240 | 48 mA |
| SN74LVTH162240 | 64 mA |
| Input clamp current, I _{IK} (V _I < 0) | –50 mA |
| Output clamp current, I _{OK} (V _O < 0) | |
| Package thermal impedance, θ _{JA} (see Note 3): DGG package | 89°C/W |
| DGV package | 93°C/W |
| DL package | 94°C/W |
| Storage temperature range, T _{stg} | |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.



recommended operating conditions (see Note 4)

| | | SN54LVTH | 1162240 | SN74LVTH | UNIT | | |
|---------------------|------------------------------------|-----------------|---------|----------|------|-----|------|
| | | | MIN | MAX | MIN | MAX | UNII |
| VCC | Supply voltage | | 2.7 | 3.6 | 2.7 | 3.6 | V |
| VIH | High-level input voltage | 2 | , A | 2 | | V | |
| V _{IL} | Low-level input voltage | | 0.8 | | 0.8 | V | |
| VI | Input voltage | 6 | 5.5 | | 5.5 | V | |
| loн | High-level output current | 5 | -12 | | -12 | mA | |
| lOL | Low-level output current | | | 12 | | 12 | mA |
| Δt/Δν | Input transition rise or fall rate | Outputs enabled | 00 | 10 | | 10 | ns/V |
| Δt/ΔV _{CC} | Power-up ramp rate | | 200 | | 200 | | μs/V |
| TA | Operating free-air temperature | - | -55 | 125 | -40 | 85 | °C |

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST 0 | SN54 | LVTH16 | 2240 | SN74 | LINUT | | | | | |
|---------------------|--|---|---|--------|------|------------|------------------|-----|------------|----|--|--|
| | | TEST C | MIN | TYP† | MAX | MIN | TYP [†] | MAX | UNIT | | | |
| V _{IK} | | $V_{CC} = 2.7 \text{ V},$ | I _I = -18 mA | | | -1.2 | | | -1.2 | V | | |
| Vон | | V _{CC} = 3 V, | I _{OH} = -12 mA | 2 | | | 2 | | | V | | |
| VOL | | V _{CC} = 3 V, | I _{OL} = 12 mA | | | 0.8 | | | 0.8 | V | | |
| | | $V_{CC} = 0 \text{ or } 3.6 \text{ V},$ | V _I = 5.5 V | | | 10 | | | 10 | | | |
| 1. | Control inputs | $V_{CC} = 3.6 \text{ V},$ | $V_I = V_{CC}$ or GND | | | ±1 | | | ±1 | | | |
| l _l | Data innuta | V _{CC} = 3.6 V | $V_I = V_{CC}$ | | | 1 | | | 1 | μΑ | | |
| | Data inputs | VCC = 3.0 V | V _I = 0 | | | – 5 | | | – 5 | | | |
| I _{off} | | $V_{CC} = 0$, | V_I or $V_O = 0$ to 4.5 V | | | _ | | | ±100 | μΑ | | |
| lizi i-is | Data inputs | VCC = 3 V | V _I = 0.8 V | 75 | Ź | 15 | 75 | | | μΑ | | |
| l(hold) | | | V _I = 2 V | -75 | ZEL | | - 75 | | | | | |
| I _{OZH} | | $V_{CC} = 3.6 \text{ V},$ | V _O = 3 V | | 2 | 5 | | | 5 | μΑ | | |
| lozL | | $V_{CC} = 3.6 \text{ V},$ | $V_0 = 0.5 V$ | | Ç) | -5 | | | – 5 | μΑ | | |
| I _{OZPU} ‡ | I_{OZPU}^{\ddagger} $\frac{V_{CC}}{OE} = 0 \text{ to } 1.5 \text{ V}, V_{O} = 0.5 \text{ V to } 3$ | | 0.5 V to 3 V, | 200 | | ±100 | | | ±100 | μΑ | | |
| lozpd‡ | $\frac{\text{V}_{CC}}{\text{OE}} = 1.5 \text{ V to } 0, \text{V}_{O} = 0.5 \text{ V to } 3 \text{ V},$ $\frac{\text{V}_{CC}}{\text{OE}} = \text{don't care}$ | | 0.5 V to 3 V, | | | ±100 | | | ±100 | μА | | |
| | | | Outputs high | | | 0.19 | | | 0.19 | | | |
| ICC | | $V_{CC} = 3.6 \text{ V, I}_{O} = 0,$ $V_{I} = V_{CC} \text{ or GND}$ | Outputs low | | | | | | 5 | mA | | |
| | | 1 - 1 - 1 CC 01 014D | Outputs disabled | | | 0.19 | | | 0.19 | | | |
| ΔICC§ | | | V_{CC} = 3 V to 3.6 V, One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND | | | 0.2 | | | 0.2 | mA | | |
| Ci | | V _I = 3 V or 0 | V _I = 3 V or 0 | | | | | 4 | | pF | | |
| Co | | $V_O = 3 \text{ V or } 0$ | | 9 | | | 9 | | pF | | | |



[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. ‡ This parameter is warranted but not production tested.

[§] This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

SN54LVTH162240, SN74LVTH162240 **16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS**


SCBS685 - MARCH 1997

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

| | | | SN54LV | | | ГН162240 | | SN74LVTH162240 | | | | | | | | | |
|----------------------|-----------------|---|--------|-----|-----|----------|-----|------------------------------------|-----|-------------------------|-----|------------------------------------|--|--|-------------------------|--|------|
| PARAMETER | FROM (INPUT) | _ | _ | _ | - | | | V _{CC} = 3.3 V ± 0.3 V | | V _{CC} = 2.7 V | | V _{CC} = 3.3 V ± 0.3 V | | | V _{CC} = 2.7 V | | UNIT |
| | | | MIN | MAX | MIN | MAX | MIN | TYP [†] | MAX | MIN | MAX | | | | | | |
| t _{PLH} | А | Y | 1 | 4.2 | 2 | 5 | 1 | 2.5 | 4 | | 4.6 | ns | | | | | |
| t _{PHL} | χ | | 1 | 4.2 | 3/4 | 5 | 1 | 2.9 | 4 | | 4.6 | 115 | | | | | |
| ^t PZH | ŌĒ | Y | 1 | 5 | 36 | 5.5 | 1 | 2.8 | 4.8 | | 5.7 | ns | | | | | |
| t _{PZL} |) OE | • | 1 | 4.9 | 7, | 5.1 | 1 | 2.8 | 4.7 | | 4.9 | 110 | | | | | |
| t _{PHZ} | ŌĒ | Y | 1.9 | 4.9 | | 5.4 | 2 | 3.5 | 4.7 | | 5.2 | 20 | | | | | |
| t _{PLZ} | | ī | 1.9 | 4.7 | | 4.8 | 2 | 3.4 | 4.5 | | 4.5 | ns | | | | | |
| t _{sk(o)} ‡ | | | | Q | | | | | 0.5 | | 0.5 | ns | | | | | |

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. ‡ Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{O} = 50 Ω , $t_{r} \leq$ 2.5 ns, $t_{f} \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated