

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- High-Impedance State During Power Up and Power Down
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Thin Very Small-Outline (DGV) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Ceramic (J) DIPs

SN54LVTH374 . . . J OR W PACKAGE SN74LVTH374 . . . DB, DGV, DW, OR PW PACKAGE (TOP VIEW)



SN54LVTH374 . . . FK PACKAGE (TOP VIEW)



description

These octal edge-triggered D-type flip-flops are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVTH374 feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. These devices are particularly suitable for implementing buffer registers, input/output (I/O) ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels at the data (D) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SN54LVTH374, SN74LVTH374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS683 - MARCH 1997

description (continued)

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54LVTH374 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVTH374 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each flip-flop)


	INPUTS	OUTPUT	
Б	CLK	D	Q
L	1	Н	Н
L	\uparrow	L	L
L	H or L	Χ	Q_0
Н	Χ	Χ	Z

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high-impedance or power-off state, $V_{ m O}$	
(see Note 1)	–0.5 V to 7 V
Current into any output in the low state, I _O : SN54LVTH374	96 mA
SN74LVTH374	
Current into any output in the high state, IO (see Note 2): SN54LVTH374	
SN74LVTH374	
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I_{OK} ($V_O < 0$)	
Package thermal impedance, θ _{JA} (see Note 3): DB package	
DGV package	146°C/W
DW package	
PW package	
Storage temperature range, T _{stq}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		SN54LV	SN54LVTH374		TH374	UNIT
		MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage	2.7	3.6	2.7	3.6	V
VIH	High-level input voltage	2	Ŋ	2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
VI	Input voltage		5.5		5.5	V
IOH	High-level output current	43	–24		-32	mA
lOL	Low-level output current	ng	48		64	mA
Δt/Δν	Input transition rise or fall rate	06	10		10	ns/V
Δt/ΔVCC	Power-up ramp rate	200		200	·	μs/V
TA	Operating free-air temperature	– 55	125	-40	85	Ŝ

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

SN54LVTH374, SN74LVTH374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS **WITH 3-STATE OUTPUTS**

SCBS683 - MARCH 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST 00NF	SN54	LVTH37	4	SN74	LVTH374	1			
PAR	AMETER	TEST CONE	DITIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT	
VIK		$V_{CC} = 2.7 \text{ V},$	I _I = -18 mA			-1.2			-1.2	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I _{OH} = -100 μA	V _{CC} -0.2			V _{CC} -0.2				
Vou		$V_{CC} = 2.7 \text{ V},$	IOH = -8 mA	2.4			2.4			V	
VOH		V _{CC} = 3 V	$I_{OH} = -24 \text{ mA}$	2						v	
		AGG = 2 A	$I_{OH} = -32 \text{ mA}$				2				
		V _{CC} = 2.7 V	I _{OL} = 100 μA			0.2			0.2		
		VCC = 2.7 V	I _{OL} = 24 mA			0.5			0.5		
1			I _{OL} = 16 mA			0.4			0.4	V	
VOL		V 2.V	I _{OL} = 32 mA			0.5			0.5	V	
		VCC = 3 V	I _{OL} = 48 mA			0.55					
	_		I _{OL} = 64 mA						0.55		
		$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V _I = 5.5 V		, Y	10			10	μΑ	
١.	Control inputs	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND		Ĭ,	±1			±1		
11	Data inputs‡	V _{CC} = 3.6 V	$V_I = V_{CC}$		PA	1			1	μΑ	
			V _I = 0		1	- 5			- 5		
l _{off}		$V_{CC} = 0$, V_I or $V_O = 0$ t	"/()				±100	μΑ		
ha in	Data inputs	V _{CC} = 3 V	V _I = 0.8 V	75			75			μA	
l(hold)	Data inputs	ACC = 2 A	V _I = 2 V	2 75			-75			μΑ	
lozh		$V_{CC} = 3.6 \text{ V},$	V _O = 3 V			5			5	μΑ	
lozL		$V_{CC} = 3.6 \text{ V},$	V _O = 0.5 V			- 5			- 5	μΑ	
lozpu§		$\frac{\text{V}_{\text{CC}}}{\text{OE}} = 0 \text{ to } 1.5 \text{ V}, \text{ V}_{\text{O}} = 0.5 \text{ V to } 3 \text{ V},$ $\frac{\text{OE}}{\text{OE}} = \text{Don't care}$				±100			±100	μΑ	
I _{OZPD} §		$\frac{V_{CC}}{OE} = 1.5 \text{ V to } 0, V_{O} = 0$	0.5 V to 3 V,			±100			±100	μА	
			Outputs high			0.19		-	0.19		
Icc		$V_{CC} = 3.6 \text{ V, I}_{O} = 0,$	Outputs low			5	5		5	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled			0.19			0.19		
ΔI _{CC} ¶		$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$ One input at $V_{CC} = 0.6 \text{ V},$ Other inputs at V_{CC} or GND				0.2			0.2	mA	
Ci		V _I = 3 V or 0			3			3		pF	
Co		V _O = 3 V or 0			7			7		pF	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. ‡ Unused pins at V_{CC} or GND

[§] This parameter is warranted but not production tested.

 $[\]P$ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V $_{
m CC}$ or GND.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


			SN54L\	/TH374		SN74LVTH374				
			3.3 V 3 V	V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency		160	.6	160		160		160	MHz
t _W	Pulse duration, CLK high or low	3		3		3		3		ns
t _{su}	Setup time, data before CLK↑	1.6	000	2		1.5		2		ns
th	Hold time, data after CLK↑	0.8	.6.	0.5		0.8		0		ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

		SN54LVTH374				SN74LVTH374						
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX	
f _{max}			160		160		160			160		MHz
^t PLH	CLK	Q	1.7	4.7	1/3	5.3	1.8	2.9	4.5		5	ns
t _{PHL}		CLK	y	1.7	4.5	, V~	4.6	1.8	2.9	4.2		4.3
^t PZH	ŌĒ	Q	1.2	4.9		5.7	1.3	2.8	4.7		5.6	20
t _{PZL}		Q	1.5	4.8		5.4	1.6	3	4.7		5.2	ns
t _{PHZ}	ŌĒ	Q	1.8	4.8		5	1.9	3	4.6		4.9	ns
tPLZ		y	1.9	4.9		5	2	3.1	4.5		4.6	115

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C₁ includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \ \Omega$, $t_f \leq$ 2.5 ns. $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpzl and tpzH are the same as ten.
- F. tpLz and tpHz are the same as tdis.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated