SN54LVTH540, SN74LVTH540 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS681 – MARCH 1997

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- High-Impedance State During Power Up and Power Down
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Thin Very Small-Outline (DGV) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Ceramic (J) DIPs

description

These octal buffers/drivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVTH540 are ideal for driving bus lines or buffer memory address registers. These devices feature inputs and outputs on opposite sides of the package that facilitate printed circuit board layout.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ($\overline{OE1}$ or $\overline{OE2}$) input is high, all outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LVTH540 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LVTH540 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN54LVTH540 J OR W PACKAGE
SN74LVTH540 DB, DGV, DW, OR PW PACKAGE
(TOP VIEW)

					_	
OE1	d	1	υ	20		
A1	d	2		19] <u>OE</u> 2)
A2	d	3		18] Y1	
A3	d	4		17] Y2	
A4	D	5		16] Y3	
A5	d	6		15] Y4	
A6	D	7		14] Y5	
A7	D	8		13] Y6	
A8	I	9		12] Y7	
GND	þ	10		11] Y8	
					-	

SN54LVTH540 . . . FK PACKAGE (TOP VIEW)

	A2 A1 <u>OE1</u> <u>OE2</u>	
A3	3 2 1 20 19 4 18	Y1
A3 A4 A5 A6 A7	5 17 🗋 `	Y2
A5		Y3
A6		Y4
A7] 8 14 [`	Y5
	9 10 11 12 13	
	A8 0 88 98 48 48 48 48 48 48 48 48 48 48 48 48 48	

1

SN54LVTH540, SN74LVTH540 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS681 - MARCH 1997

FUNCTION TABLE

	INPUTS	OUTPUT	
OE1	OE2	Α	Y
L	L	L	Н
L	L	Н	L
Н	Х	Х	Z
Х	н	Х	Z

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



To Seven Other Channels



SN54LVTH540, SN74LVTH540 **OCTAL BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS

SCBS681 - MARCH 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	\ldots –0.5 V to 7 V
Voltage range applied to any output in the high-impedance or power-off (see Note 1)	
Current into any output in the low state, I _O : SN54LVTH540	
	128 mA
Current into any output in the high state, IO (see Note 2): SN54LVTH540)
)
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I_{OK} ($V_O < 0$)	
Package thermal impedance, θ_{JA} (see Note 3): DB package	
	146°C/W
PW package	128°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This current flows only when the output is in the high state and $V_{O} > V_{CC}$.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		SN54LVTH540		SN74LV	TH540	UNIT
		MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	2.7	3.6	2.7	3.6	V
VIH	High-level input voltage	2	M	2		V
VIL	Low-level input voltage		0.8		0.8	V
VI	Input voltage		5.5		5.5	V
ЮН	High-level output current	4	_24		-32	mA
IOL	Low-level output current	na	48		64	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	60	10		10	ns/V
Δt/ΔVCC	Power-up ramp rate	Q 200		200		μs/V
Т _А	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



SN54LVTH540, SN74LVTH540 **OCTAL BUFFÉRS/DRIVERS** WITH 3-STATE OUTPUTS

SCBS681 - MARCH 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DAT		TEST CON	SN54	LVTH54	D	SN74	LVTH54	0	UNIT			
PAr	RAMETER	TEST CON	DITIONS	MIN	TYP†	MAX	MIN	TYP [†]	MAX	UNI		
VIK		V _{CC} = 2.7 V,	lj = -18 mA			-1.2			-1.2	V		
		V _{CC} = 2.7 V to 3.6 V,	I _{OH} = -100 μA	V _{CC} -0.2			V _{CC} -0.2					
		V _{CC} = 2.7 V,	I _{OH} = -8 mA	2.4			2.4	-		V		
VOH			I _{OH} = -24 mA	2				-		v		
		V _{CC} = 3 V	I _{OH} = -32 mA				2					
			I _{OL} = 100 μA			0.2			0.2			
		$V_{CC} = 2.7 V$	I _{OL} = 24 mA			0.5			0.5			
			I _{OL} = 16 mA			0.4			0.4	v		
VOL		N== 0.1	I _{OL} = 32 mA			0.5			0.5	v		
		V _{CC} = 3 V	I _{OL} = 48 mA			0.55		-				
II Loff			I _{OL} = 64 mA						0.55			
		V _{CC} = 0 or 3.6 V,	V _I = 5.5 V			10			10			
1.	Control inputs	V _{CC} = 3.6 V,	$V_{I} = V_{CC} \text{ or } GND$		Ņ	±1			±1	μΑ		
łį	.		VI = VCC		N.	1			1			
	Data inputs‡	V _{CC} = 3.6 V	$V_{I} = 0$		E.	-5		$\begin{array}{c} 0.5 \\ 0.4 \\ 0.5 \\ \end{array} \\ \hline 0.55 \\ 10 \\ \pm 1 \\ 1 \\ -5 \\ \pm 100 \\ \hline 5 \\ -5 \\ \pm 100 \\ \pm 100 \\ \pm 100 \\ \end{array}$				
loff		$V_{CC} = 0$, V_{I} or $V_{O} = 0$	to 4.5 V		5				±100	μΑ		
	Detailaruta		V _I = 0.8 V	75	5		75			٩		
I(hold)	Data inputs	$V_{CC} = 3 V$	V _I = 2 V	-75			-75		μA			
IOZH		V _{CC} = 3.6 V,	V _O = 3 V	Q		5			5	μΑ		
IOZL		V _{CC} = 3.6 V,	V _O = 0.5 V			-5			-5	μΑ		
IOZPU§		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, V _O = OE = Don't care	$_{\rm C}$ = 0 to 1.5 V, V _O = 0.5 V to 3 V, = Don't care			±100			±100	μA		
I _{OZPD} §		$\frac{V_{CC}}{OE}$ = 1.5 V to 0, V _O = OE = Don't care	$\underline{CC} = 1.5 \text{ V to 0}, \text{ V}_{\text{O}} = 0.5 \text{ V to 3 V},$ $\overline{E} = \text{Don't care}$			±100			±100	μA		
		Outputs high				0.19			0.19			
ICC		$V_{CC} = 3.6 \text{ V}, I_O = 0,$ $V_I = V_{CC} \text{ or GND}$	Outputs low			5			5	mA		
			Outputs disabled			0.19			0.19			
∆ICC¶		$V_{CC} = 3 V \text{ to } 3.6 V,$ One input at $V_{CC} - 0.6$ Other inputs at V_{CC} or				0.2			0.2	mA		
Ci		VI = 3 V or 0			3			3		pF		
Co		V _O = 3 V or 0			7			7		pF		

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. [‡] Unused pins at V_{CC} or GND § This parameter is warranted but not production tested.

 \P This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SN54LVTH540, SN74LVTH540 **OCTAL BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS

SCBS681 - MARCH 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

				SN54L	/TH540			SN7	74LVTH	540		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.		V _{CC} =	2.7 V	۷۵	CC = 3.3 ± 0.3 V	V	V _{CC} =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	түр†	MAX	MIN	MAX	
^t PLH	А	×	1	3.9	NIE	4.7	1.1	2.4	3.8		4.6	ns
^t PHL	A	I	1	3.9	RE	4.7	1.1	2.7	3.8		4.6	115
^t PZH	3	v	1.4	5.3	1	6.3	1.5	3.4	5.2		6.2	ns
^t PZL	OE	I	1.4	5.5	2	6.1	1.5	3.7	5.3		5.9	115
^t PHZ	OE	×	1.4	5.9		6.2	1.5	3.9	5.6		5.9	ns
^t PLZ	OE		1.4	\$5.5		5.8	1.5	3.5	5		5.3	115

[†] All typical values are at $V_{CC} = 3.3$ V, $T_A = 25^{\circ}$ C.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54LVTH540, SN74LVTH540 **OCTAL BUFFÉRS/DRIVERS** WITH 3-STATE OUTPUTS

SCBS681 - MARCH 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C₁ includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2.5 ns. t_f \leq 2.5 ns.

- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PZL} and t_{PZH} are the same as t_{en}.

F. tpLz and tpHz are the same as tdis.

G. tPLH and tPHL are the same as tpd.





IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated