#### SN54ABTH16244, SN74ABTH16244 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS677C – SEPTEMBER 1996 – REVISED MAY 1997

SN54ABTH16244 . . . WD PACKAGE **Members of the Texas Instruments** SN74ABTH16244 . . . DGG, DGV, OR DL PACKAGE Widebus<sup>™</sup> Family (TOP VIEW) State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation 48 20E 1 OE L Latch-Up Performance Exceeds 500 mA Per 47 🛛 1A1 1Y1 2 **JEDEC Standard JESD-17** 1Y2 3 46 J 1A2 GND 🛛 4 45 GND • Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> =  $25^{\circ}$ C 1Y3 5 44 1A3 1Y4 6 43 1A4 • Distributed V<sub>CC</sub> and GND Pin Configuration V<sub>CC</sub> [] 7 42 V<sub>CC</sub> Minimizes High-Speed Switching Noise 2Y1 8 41 2A1 • Flow-Through Architecture Optimizes PCB 2Y2 🛛 9 40 2A2 Layout GND 10 39 GND High-Drive Outputs (-32-mA IOH, 64-mA IOL) • 2Y3 11 38 2A3 • **Bus Hold on Data Inputs Eliminates the** 37 2A4 2Y4 L 12 Need for External Pullup/Pulldown 3Y1 113 36 3A1 Resistors 3Y2 14 35 3A2 15 34 GND GND ESD Protection Exceeds 2000 V Per 3Y3 16 33 3A3 MIL-STD-883. Method 3015: Exceeds 200 V 3Y4 🛛 17 32 3A4 Using Machine Model (C = 200 pF, R = 0) 31 V<sub>CC</sub> 18 VccL Package Options Include Plastic 300-mil 4Y1 19 30 4A1 Shrink Small-Outline (DL), Thin Shrink 29 4A2 4Y2 20 Small-Outline (DGG), Thin Very GND 21 28 GND Small-Outline (DGV) Packages, and 380-mil 4Y3 22 27 4A3 Fine-Pitch Ceramic Flat (WD) Packages 23 26 4A4 4Y4 Using 25-mil Center-to-Center Spacings 24 4OE 25 3OE

#### description

The 'ABTH16244 are 16-bit buffers and line drivers designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide true outputs and symmetrical active-low output-enable ( $\overline{OE}$ ) inputs.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54ABTH16244 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ABTH16244 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

# SN54ABTH16244, SN74ABTH16244 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS677C - SEPTEMBER 1996 - REVISED MAY 1997

FUNCTION TABLE (each buffer)							
INPUTS OUTPU							
OE	Α	Y					
L	Н	Н					
L	L	L					
Н	Х	Z					


## logic symbol<sup>†</sup>

10E 20E 30E 40E	1 48 25 24	EN1 EN2 EN3 EN4				
1A1	47		1		2	1Y1
1A2	46	<u> </u>		1 V	3	1Y2
1A3	44	<u> </u>			5	1Y3
1A3	43	<u> </u>			6	1Y4
2A1	41		1	2 ▽	8	2Y1
2A1 2A2	40		1	2 •	9	211 2Y2
2A2 2A3	38				11	212 2Y3
2A3 2A4	37				12	
	36		-	3 ▽	13	2Y4
3A1	35	┣───	1	3 ~	14	3Y1
3A2	33				16	3Y2
3A3	32				17	3Y3
3A4	30			4 \(\not\)	19	3Y4
4A1	29	┣───	1	4 ▽	20	4Y1
4A2	27	┣───			22	4Y2
4A3	26	┣───			23	4Y3
4A4						4Y4

<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



#### logic diagram (positive logic)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, VI (see Note 1)	$\ldots$ –0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, VO	–0.5 V to 5.5 V
Current into any output in the low state, IO: SN54ABTH16244	96 mA
SN74ABTH16244	128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–18 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DGG package	89°C/W
DGV package	93°C/W
DL package	94°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.



## SN54ABTH16244, SN74ABTH16244 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS677C - SEPTEMBER 1996 - REVISED MAY 1997

#### recommended operating conditions (see Note 3)

					SN74ABT	UNIT	
			MIN	MAX	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		4.5	5.5	4.5	5.5	V
VIH			2		2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	/p Input voltage		0	VCC	0	VCC	V
ЮН	IOH High-level output current			-24		-32	mA
IOL	IOL Low-level output current			48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Т <sub>А</sub>	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused control inputs must be held high or low to prevent them from floating.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	R TEST CONDITIONS		Т	T <sub>A</sub> = 25°C			H16244	SN74ABTI		
PARAMETER			MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT
VIK	V <sub>CC</sub> = 4.5 V,	lj = -18 mA			-1.2		-1.2		-1.2	V
	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -3 mA	2.5			2.5		2.5		
	V <sub>CC</sub> = 5 V,	$I_{OH} = -3 \text{ mA}$	3			3		3		v
VOH	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2				v
	VCC = 4.5 V	I <sub>OH</sub> = -32 mA	2*					2		
VOL	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA			0.55		0.55			v
VOL	VCC = 4.5 V	I <sub>OL</sub> = 64 mA			0.55*				0.55	v
V <sub>hys</sub>				100						mV
Ц	$V_{CC} = 5.5 V,$	$V_{I} = V_{CC} \text{ or } GND$			±1		±1		±1	μΑ
ha in		V <sub>I</sub> = 0.8 V	100			100		100		μΑ
<sup>I</sup> I(hold)	V <sub>CC</sub> = 4.5 V	V <sub>I</sub> = 2 V	-40			-40		-40		
IOZH	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			10		10		10	μΑ
IOZL	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V			-10		-10		-10	μA
loff	V <sub>CC</sub> = 0,	$V_{I} \text{ or } V_{O} \le 4.5 \text{ V}$			±100				±100	μA
ICEX	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50		50		50	μA
lO‡	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
	V <sub>CC</sub> = 5.5 V,	Outputs high			3		2		3	mA
ICC	$I_{O} = 0,$	Outputs low			32		32		32	
	$V_{I} = V_{CC} \text{ or } GND$	Outputs disabled			3		2		3	
∆ICC§	$V_{CC}$ = 5.5 V, One input at 3.4 V, Other inputs at $V_{CC}$ or GND				1.5		1.5		1.5	mA
Ci	VI = 2.5 V or 0.5 V			3						pF
Co	V <sub>O</sub> = 2.5 V or 0.5 V			8						pF

\* On products compliant to MIL-PRF-38535, this parameter does not apply.

<sup>†</sup> All typical values are at  $V_{CC} = 5 V$ .

<sup>‡</sup>Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



## SN54ABTH16244, SN74ABTH16244 **16-BIT BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS

SCBS677C - SEPTEMBER 1996 - REVISED MAY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)

			SN54ABTH16244					
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			MIN	МАХ	UNIT
			MIN	TYP	MAX			
<sup>t</sup> PLH	A	Y	0.7	2.3	3.2	0.7	3.6	ns
<sup>t</sup> PHL		Ι	0.5	2.6	3.7	0.5	4.2	115
<sup>t</sup> PZH	ŌĒ	V	0.7	3	4	0.7	4.9	ns
<sup>t</sup> PZL		Ι	0.9	3.2	5.5	0.9	6.5	115
<sup>t</sup> PHZ	ŌE	V	1.7	3.6	5	1.7	6	ns
<sup>t</sup> PLZ		I	1.5	2.9	4.7	1.5	5.7	115


switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER			SN74ABTH16244					
	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			MIN	MIN MAX	UNIT
			MIN	TYP	MAX			
<sup>t</sup> PLH	A	v	1	2.3	3.2	1	3.5	ns
<sup>t</sup> PHL		I	1	2.6	3.7	1	4.1	115
<sup>t</sup> PZH	OE	v	1	3	3.8	1	4.8	ns
<sup>t</sup> PZL		I	1	3.2	4	1	4.8	115
<sup>t</sup> PHZ	ŌĒ	v	1	3.6	4.4	1	4.8	ns
<sup>t</sup> PLZ	UE	1	1	2.9	3.7	1	4.1	115



### SN54ABTH16244, SN74ABTH16244 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS677C - SEPTEMBER 1996 - REVISED MAY 1997



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated