SN74SSTL16837 20-BIT SSTL_3 INTERFACE UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

SCBS675B - SEPTEMBER 1996 - REVISED MAY 1997

- Member of the Texas Instruments Widebus™ Family
- Supports SSTL_3 Signal Inputs and Outputs
- Flow-Through Architecture Optimizes PCB Layout
- Meets SSTL_3 Class I and Class II Specifications
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Packaged in Plastic Thin Shrink Small-Outline Package


description

This 20-bit universal bus driver is designed for 3-V to 3.6-V V_{CC} operation and SSTL_3 or LVTTL I/O levels.

Data flow from A to Y is controlled by the output-enable (\overline{OE}) input. The device operates in the transparent mode when latch enable (LE) is high. The A data is latched if LE is low and clock (CLK) is held at a high or low logic level. If LE is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When \overline{OE} is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74SSTL16837 is characterized for operation from 0°C to 70°C.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.




SCBS675B - SEPTEMBER 1996 - REVISED MAY 1997

FUNCTION TABLE

	INPUTS			OUTPUT		
OE	LE	CLK	Α	Υ		
L	Н	Х	Н	Н		
L	Н	Χ	L	L		
L	L	\uparrow	Н	Н		
L	L	\uparrow	L	L		
L	L	Н	Χ	Y ₀ † Y ₀ ‡ Z		
L	L	L	Χ	Y ₀ ‡		
Н	Χ	Χ	Χ	Z		

[†] Output level before the indicated steady-state input conditions were established, provided that CLK was high before LE went low

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)§

Supply voltage range, V _{CC}	–0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	\dots -0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Notes 1 and 2)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 3)	73°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[§] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.



[‡] Output level before the indicated steady-state input conditions were established

SN74SSTL16837 20-BIT SSTL_3 INTERFACE UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS SCBS675B - SEPTEMBER 1996 - REVISED MAY 1997

recommended operating conditions (see Note 4)

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		3		3.6	V
V _{DDQ}	I/O supply voltage		3		3.6	V
VREF	Supply voltage		1.3	1.5	1.7	V
VI	Input voltage		0		Vсс	V
V _{IH}	High-level input voltage All pins		V _{REF} +200mV			V
V _{IL}	Low-level input voltage All pins				V _{REF} -200mV	V
IOH	High-level output current				-20	mA
lOL	Low-level output current				20	ША
TA	Operating free-air temperature		0	•	70	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

I	PARAMETER	TEST CO	ONDITIONS	VCC	MIN	TYP [†]	MAX	UNIT
٧ _{IK}		$I_I = -18 \text{ mA}$		3 V			-1.2	V
		I _{OH} = -100 μA		3 V to 3.6 V	V _{CC} -0.2			
Vон	I _{OH} = -16 mA		3 V	2.2			V	
		I _{OH} = -20 mA		3 V	2.1			
		I _{OL} = 100 μA		3 V to 3.6 V			0.2	
VOL		I _{OH} = 16 mA		3 V			0.5	V
		I _{OH} = 20 mA		3 V			0.55	
	LE	V _I = 2.1 V or 0.9 V,	V _{REF} = 1.3 V or 1.7 V	3.6 V			±40	μΑ
	LE	V _I = 3.6 V or 0,	V _{REF} = 1.3 V or 1.7 V	3.6 V			±1.2	mA
	Data inputs, OE	V _I = 2.1 V or 0.9 V,	V _{REF} = 1.3 V or 1.7 V	3.6 V			±5	μΑ
lį		V _I = 3.6 V or 0,	V _{REF} = 1.3 V or 1.7 V	3.6 V			±5	
	CLK	V _I = 2.1 V or 0.9 V,	V _{REF} = 1.3 V or 1.7 V	3.6 V			±150	
	CLK	$V_{I} = 3.6 \text{ V or } 0,$	V _{REF} = 1.3 V or 1.7 V	3.6 V			±4	mA
	V _{REF}	V _{REF} = 1.3 V or 1.7 V		3.6 V			±150	μΑ
lo-		V _O = 0.9 V or 2.1 V		3.6 V			±10	μΑ
loz		V _O = 0 or 3.6 V		3.6 V			±10	μΑ
ICC		$V_{I} = 2.1 \text{ V or } 0.9 \text{ V},$	IO = 0	3.6 V			90	mA
		$V_{I} = 3.6 \text{ V or } 0,$	IO = 0	3.6 V			90	ША
Ci	Control pin	V _I = 2.1 V or 0.9 V		3.3 V		2.5		nE.
<u> </u>	A port V = 2.1 V 01 0.9 V			3.3 V	2			pF
Co	Y port	V _O = 2.1 V or 0.9 V		3.3 V		3		рF

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



SN74SSTL16837 20-BIT SSTL_3 INTERFACE UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

SCBS675B - SEPTEMBER 1996 - REVISED MAY 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

				V _{CC} =		UNIT
				MIN	MAX	
fclock	Clock frequency				200	MHz
	Pulse duration	LE high		2.5		ns
t _W	ruise duration	CLK high or low		2.5		
	Setup time	A before CLK↑	LE low	1.5		
t _{su}		A before LE↓	CLK high	1.5		ns
			CLK low	2		
4.	Hold time	A after CLK↑	LE low	1		
th	noid time	A after LE↓		1		ns

switching characteristics over recommended operating free-air temperature range, Class I, $V_{REF} = V_{TT} = V_{CC} \times 0.45$ and $C_L = 10$ pF (unless otherwise noted) (see Figure 1)


PARAMETER†	FROM (INPUT)	TO (OUTPUT)	V _{CC} =	UNIT	
	(INFOT)	(001701)	MIN	MAX	
f _{max}			200		MHz
	Α		1.1	4	
t _{pd}	LE	Υ	1.5	4.1	ns
·	CLK		1	3	
t _{en}	ŌĒ	Y	1.8	5.5	ns
^t dis	ŌĒ	Y	1.8	6	ns

[†] These parameters are warranted but not production tested.

switching characteristics over recommended operating free-air temperature range, Class II, $V_{REF} = V_{TT} = V_{CC} \times 0.45$ and $C_L = 30$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		V _{CC} = 3.3 V ± 0.3 V	
	(INFOT)	(001F01)	MIN	MAX	
f _{max}			200		MHz
	Α		1.1	4.2	
t _{pd}	LE	Υ	1.5	4.3	ns
	CLK		1	3.2	
^t en	ŌĒ	Y	1.8	5.5	ns
^t dis	ŌĒ	Υ	1.8	6	ns

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 1 ns. $t_f \leq$ 1 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. $V_{REF} = V_{TT} = V_{CC} \times 0.45$
- F. tpLZ and tpHZ are the same as tdis.
- G. tpzL and tpzH are the same as ten.
- H. tpHL and tpLH are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated