SCBS674C - AUGUST 1996 - REVISED MARCH 1997

- Members of the Texas Instruments *Widebus*™ Family
- Translate Between GTL/GTL+ Signal Levels and LVTTL or 5-V TTL Signal Levels
- Support Mixed-Mode (3.3 V and 5 V) Signal Operation on A Port and Control Inputs
- Support GTL/GTL+ Signal Operation on B Port
- D-Type Flip-Flops With Qualified Storage Enable
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors on A Port
- Flow-Through Architecture Facilitates Printed Circuit Board Layout
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Ceramic Quad Flat (HV) Packages





CEBA

32

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated

33 CLKBA

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



ADVANCE INFORMATION

60 1B4

GND

1B7

1B8

GND

1B9

52 NC

GND

2B2

GND

45 2B5

2B6

59 1B5

58 1B6

57

56

55

54

53

51 2B1

50

49

48 2B3

47

46 2B4

44

SCBS674C - AUGUST 1996 - REVISED MARCH 1997

description

These 18-bit registered bus transceivers contain two sets of D-type flip-flops for temporary storage of data flowing in either direction.

The B port operates at GTL (V_{TT} = 1.2 V and V_{REF} = 0.8 V) and GTL+ (V_{TT} = 1.5 V and V_{REF} = 1 V) levels, while the A port and control pins are compatible with LVTTL and 5-V TTL logic levels.

Data flow in each direction is controlled by the output-enable (\overline{OEAB} and \overline{OEBA}) and the clock (CLKAB and CLKBA) inputs. The clock-enable (\overline{CEAB} and \overline{CEBA}) inputs are used to enable or disable the clock for all 18 bits at a time. However, \overline{OEAB} and \overline{OEBA} are designed to control each 9-bit transceiver independently, which makes the device more versatile.

For A-to-B data flow, the device operates on the low-to-high transition of CLKAB if CEAB is low. When OEAB is low, the outputs are active. When OEAB is high, the outputs are in the high-impedance state. Data flow for B to A is similar to that of A to B but uses OEBA, CLKBA, and CEBA.

Active bus-hold circuitry is provided to hold unused or floating TTL inputs at a valid logic state.

V_{REF} is the reference voltage input for the GTL B port.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54GTL16923 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74GTL16923 is characterized for operation from -40° C to 85° C.

	JN TABLET		F			
NODE	OUTPUT	INPUTS				
MODE	В	Α	CLKAB	OEAB	CEAB	
	Z	Х	Х	Н	Х	
Latabad stars as of A data	в ₀ ‡	Х	Х	L	Н	
Latched storage of A data	в ₀ ‡	Х	H or L	L	Х	
Cleaked stars as of A data	L	L	\uparrow	L	L	
Clocked storage of A data	н	Н	\uparrow	L	L	
	a flam in aire	1 - A - I - I	I D	Lata diama t	+ + +	

[†]A-to-<u>B</u> data flow is shown: B-to-A data flow is similar but uses OEBA, CLKBA, and CEBA.

[‡]Output level before the indicated steady-state input conditions are established



SCBS674C - AUGUST 1996 - REVISED MARCH 1997



logic diagram (positive logic)

Pin numbers shown are for the DGG package.



3

ADVANCE INFORMATION

SCBS674C - AUGUST 1996 - REVISED MARCH 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} : 3.3 V Input voltage range, V _I (see Note 1): A port	–0.5 V to 7 V
B port	
Voltage range applied to any output in the high or power-off state, V_O (see Note	
	B port –0.5 V to 4.6 V
Current into any output in the low state, I _O : A port	
B port	
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0)	
Package thermal impedance, θ_{JA} (see Note 2): DGG package	
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. 2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

recommended operating conditions (see Note 3)

			SN5	4GTL16	923	SN	174GTL169	923	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		3.15	3.3	3.45	3.15	3.3	3.45	V
V	Termination	GTL	1.14	1.2	1.26	1.14	1.2	1.26	v
VTT	voltage	GTL+	1.35	1.5	1.65	1.35	1.5	1.65	v
V	Supply voltogo	GTL	0.74	0.8	0.87	0.74	0.8	0.87	v
VREF	Supply voltage	GTL+	0.87	1	1.1	0.87	1	1.1	v
M .	Input voltage	B port			VTT			VTT	v
VI	input voltage	Except B port			5.5			5.5	V
V	High-level input voltage	B port	V _{REF} +50 mV			V _{REF} +50 mV			v
VIH		Except B port	2			2			V
\ /	Low-level	B port			V _{REF} -50 mV			V_{REF} –50 mV	v
VIL	input voltage	Except B port			0.8			0.8	v
IIK	Input clamp curre	nt			-18			-18	mA
IOH	High-level output current	A port			-24			-24	mA
la.	Low-level output current	A port			24			24	mA
IOL		B port			50			50	mA
T _A	Operating free-air	temperature	-55		125	-40		85	°C

NOTE 3: Unused control inputs must be held high or low to prevent them from floating.



SCBS674C - AUGUST 1996 - REVISED MARCH 1997

electrical characteristics over recommended operating free-air temperature range for GTL/GTL+ (unless otherwise noted)

		TEST CO	SN54	GTL1692	23	SN74	UNIT				
PAR	RAMETER	TEST CONDITIONS		MIN	TYP†	MAX	MIN	TYP†	MAX	UNII	
VIK		V _{CC} = 3.15 V,	lj = –18 mA			-1.2			-1.2	V	
		$V_{CC} = MIN \text{ to } MAX^{\ddagger},$	I _{OH} = −100 μA	V _{CC} -0.2			V _{CC} -0.2				
Vон	A port		I _{OH} = -12 mA	2.4			2.4			V	
		V _{CC} = 3.15 V	I _{OH} = -24 mA	2			2				
		$V_{CC} = MIN \text{ to } MAX^{\ddagger},$	I _{OL} = 100 μA			0.2			0.2		
	A port	V	I _{OL} = 12 mA			0.4			0.4		
		V _{CC} = 3.15 V	I _{OL} = 24 mA			0.5			0.5		
VOL		$V_{CC} = MIN \text{ to } MAX^{\ddagger},$	I _{OL} = 100 μA			0.2			0.2	V	
	Dinort		I _{OL} = 10 mA			0.2			0.2		
	B port	V _{CC} = 3.15 V	I _{OL} = 40 mA			0.4			0.4		
				IOL = 50 mA			0.55			0.55	
	B port	V _{CC} = 3.45 V,	$V_{I} = V_{TT}$ or GND			±5			±5		
	A port and control inputs	V _{CC} = 3.45 V,	$V_{I} = 5.5 V \text{ or GND}$			±20			±20	μA	
l _{off}	•	V _{CC} = 0,	$V_{I} \text{ or } V_{O} = 0 \text{ to } 5.5 \text{ V}$			100			100	μA	
	N 0.45 M		V _I = 0.8 V	75			75				
l _{l(hold)}	A port	V _{CC} = 3.15 V	V _I = 2 V	-75			-75			μA	
		V _{CC} = 3.45 V§,	$V_I = 0.8 V$ to 2 V			±500			±500	1	
loz¶	A port	V _{CC} = 3.45 V,	$V_{O} = V_{CC} \text{ or } GND$			±10			±10	μA	
IOZH	B port	V _{CC} = 3.45 V,	V _O = 1.5 V			10			10	μA	
		V _{CC} = 3.45 V,	Outputs high					24			
ICC	A or B port	$I_{O} = 0,$	Outputs low					27		mA	
	VI	$V_{I} = V_{CC}$ or GND	Outputs disabled					27			
ΔI _{CC} #		$V_{CC} = 3.45 V$, A port or control inputs One input at $V_{CC} - 0.6$				1			1	mA	
Ci	Control inputs	VI = 3.15 V or 0								pF	
Cia	A port	V _O = 3.15 V or 0								pF	
Cio	B port	Per IEEE 1194.1								μг	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

 \P For I/O ports, the parameter IOZ includes the input leakage current.

[#]This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCBS674C – AUGUST 1996 – REVISED MARCH 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature for GTL (unless otherwise noted)^{\dagger}

			SN54GT	L16923	SN74GTI	_16923	UNIT
			MIN	MAX	MIN	MAX	UNIT
fclock	f _{clock} Clock frequency			200	0	200	MHz
tw	Pulse duration, CLK high or low						ns
	Satur time	Data before CLK↑					
t _{su}	Setup time	CE before CLK↑					ns
t. I laid time	Hold time	Data after CLK↑					
^t h	Hold time	CE after CLK↑					ns

[†] These parameters are warranted but not production tested.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature for GTL (see Figure 1)[†]

DADAMETED	FROM	FROM TO		SN54GTL16923			SN74GTL16923			
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT	
fmax			200			200			MHz	
^t PLH	CLKAB	В							ns	
^t PHL	CERAB	В							115	
^t PLH	OEAB	В								
^t PHL	UEAB	D							ns	
Slew rate	Both tra	nsitions							V/ns	
tr	Transition time, B of	utputs (0.6 V to 1 V)							ns	
tf	Transition time, B of	utputs (1 V to 0.6 V)							ns	
^t PLH	CLKBA	۵								
^t PHL	CLKDA	CLKBA A							ns	
ten	en and and a second sec	А								
^t dis	OEBA	A							ns	

[†] These parameters are warranted but not production tested.

[‡] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



SCBS674C - AUGUST 1996 - REVISED MARCH 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature for GTL+ (unless otherwise noted)

			SN54GT	16923	SN74GTL	UNIT	
			MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency		0	200	0	200	MHz
tw	Pulse duration, CLK high or low				2		ns
	Setup time Data before CLK [↑] CE before CLK [↑]	Data before CLK [↑]			2		
t _{su}				3		ns	
	light time	Data after CLK [↑]			0		
th	Hold time	CE after CLK↑			0		ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature for GTL+ (see Figure 1)

PARAMETER	FROM	то	SN5	64GTL16	923	SN7	4GTL16	923	
PARAMETER	(INPUT)	(OUTPUT)	MIN	түр†	MAX	MIN	түр†	MAX	UNIT
f _{max}			200			200			MHz
^t PLH	CLKAB	В						5.5	ns
^t PHL	CEINAD	b						5.5	115
^t PLH	OEAB	В						5	ns
^t PHL	UEAB	OEAB D						5	115
Slew rate	Both tra	nsitions				0.3		0.8	V/ns
t _r	Transition time, B ou	tputs (0.6 V to 1.3 V)				0.9		2.3	ns
tf	Transition time, B ou	tputs (1.3 V to 0.6 V)				0.9		2.3	ns
^t PLH	CLKBA	А						5.5	ns
^t PHL		A						5.5	115
ten		А						6.5	ns
^t dis	OEBA	A						6	115

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25° C.



SCBS674C – AUGUST 1996 – REVISED MARCH 1997



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: $PRR \le 10 \text{ MHz}$, $Z_0 = 50 \Omega$, $t_f \le 2.5 \text{ ns}$, $t_f \le 2.5 \text{ ns}$.
- D. The outputs are measured one at a time with one transition per measurement.





IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated