SCBS673A - AUGUST 1996 - REVISED NOVEMBER 1996

- Translate Between GTL/GTL+ Signal Levels and LVTTL or 5-V TTL Signal Levels
- Members of the Texas Instruments Widebus™ Family

SN74GTL16922 . . . DGG PACKAGE

OEAB

1A1

GND

1A2

1A3

GND [

V_{CC} L 7

GND [

1A5 L

GND Г

1A7

1A8

GND

1A9

2A1

GND

2A2

2A3 L

GND

2A4

2A5

2A6

Vcc

GND [

2A7

2A8

2A9

OEBA

Ш GND

30

31

32 ш


Ш GND

Т

1A6 |

- Support Mixed-Mode (3.3 V and 5 V) Signal **Operation on A Port and Control Inputs**
- Support GTL/GTL+ Signal Operation on **B** Port
- **D-Type Flip-Flops With Qualified Storage** Enable
- **Bus-Hold Data Inputs Eliminate the Need** for External Pullup Resistors on A Port
- Flow-Through Architecture Facilitates Printed-Circuit-Board Layout
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Ceramic Quad Flat (HV) Packages

SN54GTL16922 . . . HV PACKAGE (TOP VIEW)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.

35 2CEBA

34 2CEAB

33 CLKBA

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



RODUCT PREVIEW

SCBS673A - AUGUST 1996 - REVISED NOVEMBER 1996

description

These 18-bit registered bus transceivers contain two sets of D-type flip-flops for temporary storage of data flowing in either direction.

The B port operates at GTL (V_{TT} = 1.2 V and V_{REF} = 0.8 V) and GTL+ (V_{TT} = 1.5 V and V_{REF} = 1 V) levels, while the A port and control pins are compatible with LVTTL and 5-V TTL logic levels.

Data flow in each direction is controlled by the output-enable (\overline{OEAB} and \overline{OEBA}) and the clock (CLKAB and CLKBA) inputs. The clock-enable (\overline{CEAB} and \overline{CEBA}) inputs are designed to control each 9-bit transceiver independently, which makes the device more versatile.

For A-to-B data flow, the device operates on the low-to-high transition of CLKAB if CEAB is low. When OEAB is low, the outputs are active. When OEAB is high, the outputs are in the high-impedance state. Data flow for B to A is similar to that of A to B but uses OEBA, CLKBA, and CEBA.

Active bus-hold circuitry is provided to hold unused or floating TTL inputs at a valid logic state.

V_{REF} is the reference voltage input for the GTL B port.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54GTL16922 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74GTL16922 is characterized for operation from -40° C to 85° C.


FUNCTION TABLE [†]										
	INP	UTS		OUTPUT	NODE					
CEAB	OEAB	CLKAB	Α	В	MODE					
Х	Н	Х	Х	Z						
Н	L	Х	Х	в ₀ ‡	Latabad storage of A data					
Х	L	H or L	Х	в ₀ ‡ в ₀ ‡	Latched storage of A data					
L	L	\uparrow	L	L	Clocked storage of A data					
L	L	\uparrow	Н	н	Clocked storage of A data					
t A to B o	lata flow i	c chown: B	to A dat	to flow is sim	vilar but uses OEBA CLKBA					

[†]A-to-<u>B</u> data flow is shown: B-to-A data flow is similar but uses OEBA, CLKBA, and CEBA.

 \ddagger Output level before the indicated steady-state input conditions are established



SCBS673A - AUGUST 1996 - REVISED NOVEMBER 1996



logic diagram (positive logic)

Pin numbers shown are for the DGG package.



SCBS673A - AUGUST 1996 - REVISED NOVEMBER 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} : 3.3 V Input voltage range, V _I (see Note 1): A port/B port Voltage range applied to any output in the high or power-off state, V _O	
(see Note 1): A port/B port	–0.5 V to 4.6 V
Current into any output in the low state, I _O : A port	48 mA
B port	100 mA
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I_{OK} ($V_O < 0$)	
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DGG package	
Storage temperature range, T _{stg}	
.	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 1000 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

recommended operating conditions (see Note 3)

			SN5	4GTL169	22	22			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		3.15	3.3	3.45	3.15	3.3	3.45	V
	Termination	GTL	1.14	1.2	1.26	1.14	1.2	1.26	M
VTT	voltage	Supply voltage 3.15 3.45 3.15 Termination voltage GTL 1.14 1.2 1.26 1.14 GTL GTL+ 1.35 1.5 1.65 1.33 Supply voltage GTL 0.74 0.8 0.87 0.74 Supply voltage GTL+ 0.87 1 1.1 0.8 Input voltage B port VTT VTT VTT High-level input voltage B port VREF+50 mV VREF+50 mV VREF+50 mV Low-level input voltage B port 2 2 2 2 Low-level input voltage B port 0.8 1 1 1 1 High-level output current A port 0.8 1 1 1 2	1.35	1.5	1.65	V			
M	Overshovelters	GTL	0.74	0.8	0.87	0.74	0.8	0.87	N
VREF	Supply voltage	GTL+	0.87	1	1.1	0.87	1	1.1	V
M.	Input voltage	B port			VTT			VTT	V
٧I		Except B port			5.5			5.5	V
Maria	High-level	B port	VREF+50 mV			V _{REF} +50 mV	,		V
VIH	input voltage	Except B port	2			V _{REF} +50 mV 2	V		
Ma	Low-level	B port			VREF-50 mV			VREF-50 mV	v
VIL	input voltage	Except B port			0.8			0.8	v
ΙK	Input clamp currer	nt			-18			-18	mA
ЮН	High-level output current	A port			-24			-24	mA
	Low-level	A port			24			24	
IOL	output current	B port			40			40	mA
TA	Operating free-air	temperature	-55		125	-40		85	°C

NOTE 3: Unused control inputs must be held high or low to prevent them from floating.



SCBS673A - AUGUST 1996 - REVISED NOVEMBER 1996

electrical characteristics over recommended operating free-air temperature range for GTL/GTL+ (unless otherwise noted)

		TEST CO	NDITIONS	SN54	GTL1692	22	SN74	GTL1692	22	UNIT
PAR	RAMETER	151 CO	NDITIONS	MIN	TYP†	MAX	MIN	түр†	MAX	UNII
VIK		V _{CC} = 3.15 V,	lj = –18 mA			-1.2			-1.2	V
		$V_{CC} = MIN \text{ to } MAX^{\ddagger},$	I _{OH} = –100 μA	V _{CC} -0.2			V _{CC} -0.2			
Vон	A port		I _{OH} = -12 mA	2.4			2.4			V
		V _{CC} = 3.15 V	I _{OH} = -24 mA	2			2			
		$V_{CC} = MIN \text{ to } MAX^{\ddagger},$	I _{OL} = 100 μA			0.2			0.2	
	A port		I _{OL} = 12 mA			0.4			0.4	
		V _{CC} = 3.15 V	I _{OL} = 24 mA			0.5			0.5	
VOL		$V_{CC} = MIN \text{ to } MAX^{\ddagger},$	I _{OL} = 100 μA			0.2			0.2	V
	P. nort		I _{OL} = 10 mA			0.2			0.2	
	B port	V _{CC} = 3.15 V	I _{OL} = 40 mA			0.4			0.4	
			I _{OL} = 50 mA			0.55		0.55 ±5		
	B port	V _{CC} = 3.45 V,	$V_{I} = V_{TT}$ or GND			±5			±5	
lj	A port and control inputs	V _{CC} = 3.45 V,	$V_{I} = 5.5 V \text{ or GND}$			±20			±20	μA
l _{off}	•	V _{CC} = 0,	$V_{I} \text{ or } V_{O} = 0 \text{ to } 5.5 \text{ V}$			100			100	μA
		V _{CC} = 3.15 V	V _I = 0.8 V	75			75			
ll(hold)	A port		V _I = 2 V	-75			-75			μA
, ,		V _{CC} = 3.45 V§,	V _I = 0.8 V to 2 V			±500			±500	
loz¶	A port	V _{CC} = 3.45 V,	$V_{O} = V_{CC}$ or GND			±10			±10	μA
IOZH	B port	V _{CC} = 3.45 V,	V _O = 1.5 V			10			10	μA
		V _{CC} = 3.45 V,	Outputs high					24		
ICC	A or B port	$I_{O} = 0,$	Outputs low					27		mA
		$V_{I} = V_{CC}$ or GND	Outputs disabled					27	0.2 0.4 0.5 0.2 0.2 0.4 0.55 ±5 ±20 100 ±500 ±10	
∆ICC [#]		$V_{CC} = 3.45 V$, A port or control inputs One input at $V_{CC} - 0.6$				1			1	mA
Ci	Control inputs	VI = 3.15 V or 0								pF
C _{io}	A port	V _O = 3.15 V or 0							$\begin{array}{c} 0.4 \\ 0.5 \\ 0.2 \\ 0.4 \\ 0.55 \\ \pm 5 \\ \pm 20 \\ 100 \\ \hline \\ \pm 500 \\ \pm 10 \\ 10 \\ 4 \\ 7 \\ 7 \\ 7 \\ \end{array}$	pF
~10	B port	Per IEEE 1194.1								μ

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

 \P For I/O ports, the parameter I_{OZ} includes the input leakage current.

[#]This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCBS673A - AUGUST 1996 - REVISED NOVEMBER 1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature for GTL (unless otherwise noted)[†]

			SN54GT	L16922	SN74GTI	UNIT	
			MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency		0	200	0	200	MHz
tw	Pulse duration, CLK high or low		2.5		2.5		ns
	Setup time	Data before CLK [↑]					
t _{su}	Setup time	CE before CLK↑					ns
	Hold time	Data after CLK↑					
^t h		CE after CLK↑					ns

[†] These parameters are warranted but not production tested.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature for GTL (see Figure 1)[†]

DADAMETER	FROM	то	SN5	SN54GTL16922			SN74GTL16922			
PARAMETER	(INPUT)	(OUTPUT)	MIN	typ‡	MAX	MIN	TYP‡	MAX	UNIT	
fmax			200			200			MHz	
^t PLH	CLKAB	В							ns	
^t PHL		D							115	
^t PLH	OEAB	В							ns	
^t PHL	UEAD	В							115	
Slew rate	Both tra	nsitions							V/ns	
tr	Transition time, B or	utputs (0.6 V to 1 V)							ns	
t _f	Transition time, B or	utputs (1 V to 0.6 V)							ns	
^t PLH	CLKBA	А								
^t PHL	CLKBA	A							ns	
^t en	OEBA	A							ns	
^t dis		A							115	

[†] These parameters are warranted but not production tested.

[‡] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



SCBS673A - AUGUST 1996 - REVISED NOVEMBER 1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature for GTL+ (unless otherwise noted)

			SN54GTI	SN54GTL16922		SN74GTL16922		
			MIN	MAX	MIN	MAX	UNIT	
fclock	Clock frequency		0	200	0	200	MHz	
tw	Pulse duration, CLK high or low		2.5		2.5		ns	
4		Data before CLK↑						
t _{su}	Setup time	CE before CLK1					ns	
t Hald Care	Lold time	Data after CLK↑						
th	Hold time	CE after CLK1					ns	


switching characteristics over recommended ranges of supply voltage and operating free-air temperature for GTL+ (see Figure 1)

PARAMETER	FROM	то	SN5	SN54GTL16922			SN74GTL16922			
PARAMETER	(INPUT)	(OUTPUT)	MIN	түр†	MAX	MIN	түр†	MAX	UNIT	
f _{max}			200			200			MHz	
^t PLH	CLKAB	В							ns	
^t PHL	CERAB	b							113	
^t PLH	OEAB	В							ns	
^t PHL	UEAB	В							115	
Slew rate	Both tra	nsitions							V/ns	
t _r	Transition time, B ou	tputs (0.6 V to 1.3 V)							ns	
t _f	Transition time, B ou	tputs (1.3 V to 0.6 V)							ns	
^t PLH	CLKBA								ns	
^t PHL		A							115	
ten		Δ.							200	
^t dis	OEBA	A							ns	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25° C.




SCBS673A - AUGUST 1996 - REVISED NOVEMBER 1996



NOTES: A. CL includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2.5 ns, t_f ≤ 2.5 ns.
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.





PRODUCT PREVIEW

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated