SN54ABT162823A . . . WD PACKAGE

SN74ABT162823A . . . DL PACKAGE

(TOP VIEW)

SCBS666A - JULY 1996 - REVISED MAY 1997

- Members of the Texas Instruments *Widebus*™ Family
- Output Ports Have Equivalent 25-Ω Series Resistors So No External Resistors Are Required
- State-of-the-Art *EPIC-*II*B*[™] BiCMOS Design Significantly Reduces Power Dissipation
- High-Impedance State During Power Up and Power Down
- Typical V_{OLP} (Output Ground Bounce) < 1 V at V_{CC} = 5 V, T_A = 25°C
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

description

These 18-bit bus-interface flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

The 'ABT162823A can be used as two 9-bit flip-flops or one 18-bit flip-flop. With the clock-enable (\overline{CLKEN}) input low, the D-type flip-flops enter data on the low-to-high transitions of the clock. Taking \overline{CLKEN} high disables the clock buffer, thus latching the outputs. Taking the clear (\overline{CLR}) input low causes the Q outputs to go low independently of the clock.

A buffered output-enable (\overline{OE}) input places the nine outputs in either a normal logic state (high or low level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components. \overline{OE} does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The outputs, which are designed to source or sink up to 12 mA, include equivalent $25-\Omega$ series resistors to reduce overshoot and undershoot.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



	_			
1CLR	1	U	56	1CLK
1OE	2		55	
1Q1	3			1D1
GND	4			GND
1Q2			52	1D2
1Q3			51	1D3
V _{CC}]v _{cc}
1Q4				1D4
1Q5			48	1D5
1Q6			47	1D6
GND	11		46	GND
1Q7	12		45	1D7
1Q8	13		44	1D8
1Q9	14		43	1D9
2Q1	15		42	2D1
2Q2	16		41	2D2
2Q3	17		40	2D3
GND	18		39	GND
2Q4	19		38	2D4
2Q5	20		37	2D5
2Q6	21		36	2D6
V _{CC}	22		35]v _{cc}
2Q7	23		34	2D7
2Q8	24		33	2D8
GND	25		32] GND
2Q9	26		31	2D9
2OE	27		30	2CLKEN
2CLR	28		29	2CLK
				•

description (continued)

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT162823A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT162823A is characterized for operation from -40°C to 85°C.

	(each 9-bit flip-flop)								
	INPUTS								
OE	CLR	CLKEN	CLK	D	Q				
L	L	Х	Х	Х	L				
L	Н	L	\uparrow	Н	Н				
L	Н	L	\uparrow	L	L				
L	Н	L	L	Х	Q ₀				
L	Н	Н	Х	Х	Q ₀ Q ₀				
н	Х	Х	Х	Х	Z				

FUNCTION TABLE (each 9-bit flip-flop)



SN54ABT162823A, SN74ABT162823A 18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SCB5666A – JULY 1996 – REVISED MAY 1997

logic symbol[†]


1 <mark>0E</mark>	2	EN1			
1CLR	1	R2			
1CLKEN	55	G3			
	56				
1CLK 2 <u>0E</u>	27	> 3C4			
	28	EN5			
2CLR	30	R6			
2CLKEN	29	G7			
2CLK		⊳ 7C8	لے		
1D1	54	4D	1, 2 ▽	3	1Q1
1D2	52	<u> </u>	.,_ ,	5	1Q2
1D3	51			6	1Q3
1D4	49	<u> </u>		8	1Q4
1D4 1D5	48			9	1Q5
1D5	47			10	1Q6
1D0 1D7	45			12	1Q7
1D7 1D8	44			13	1Q7
1D8 1D9	43			14	1Q9
	42		5 0 -	15	
2D1	41	8D	5,6 ▽	16	2Q1
2D2	40			17	2Q2
2D3	38			19	2Q3
2D4	37			20	2Q4
2D5	36	 		21	2Q5
2D6	34	┣───		23	2Q6
2D7	33	┣───		24	2Q7
2D8	31	┣───		26	2Q8
2D9		1	-		2Q9

 † This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCBS666A - JULY 1996 - REVISED MAY 1997

logic diagram (positive logic)



To Eight Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_{O}	–0.5 V to 5.5 V
Current into any output in the low state, IO	30 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ_{JA} (see Note 2): DL package	
Storage temperature range, T _{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except through-hole packages, which use a trace length of zero.



SCBS666A - JULY 1996 - REVISED MAY 1997

recommended operating conditions (see Note 3)

						62823A	UNIT
			MIN	MAX	MIN	MAX	UNIT
V _{CC}	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2	N	2		V
VIL	Low-level input voltage	ow-level input voltage				0.8	V
VI	Input voltage		0	Vcc	0	VCC	V
ЮН	High-level output current	High-level output current				-12	mA
IOL	Low-level output current		NUG	12		12	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	701	10		10	ns/V
$\Delta t / \Delta V_{CC}$	Input transition rise or fall rate		Q 200		200		μs/V
Т _А	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CO	NDITIONS	Т	A = 25°C	;	SN54ABT16	62823A	SN74ABT1	62823A	UNIT
PARAMETER	IEST CO	TEST CONDITIONS		TYP†	MAX	MIN	MAX	MIN	MAX	UNIT
VIK	V _{CC} = 4.5 V,	lj = -18 mA			-1.2		-1.2		-1.2	V
	V _{CC} = 4.5 V,	I _{OH} = -1 mA	2.5			2.5		2.5		
Veri	$V_{CC} = 5 V,$	I _{OH} = -1 mA	3			3		3		v
VOH	V _{CC} = 4.5 V	I _{OH} = -3 mA	2.4			2.4		2.4		v
	VCC = 4.5 V	I _{OH} = -12 mA	2*					2		
Ve	V _{CC} = 4.5 V	I _{OL} = 8 mA		0.4	0.8		0.8		0.65	V
VOL	VCC = 4.5 V	I _{OL} = 12 mA							0.8	v
l	V _{CC} = 5.5 V,	$V_I = V_{CC} \text{ or } GND$			±1		±1		±1	μΑ
IOZPU	$V_{CC} = 0 \text{ to } 2.1 \text{ V},$ $V_{O} = 0.5 \text{ V to } 2.7 \text{ V},$	DE = X			±50	1	4±50		±50	μΑ
IOZPD	$V_{CC} = 2.1 V \text{ to } 0,$ $V_{O} = 0.5 V \text{ to } 2.7 V, 0$	DE = X			±50	CTD,	±50		±50	μΑ
^I оzн [‡]	V _{CC} = 5.5 V,	V _O = 2.7 V			10	20	10		10	μA
^I OZL [‡]	V _{CC} = 5.5 V,	V _O = 0.5 V			-10	R	-10		-10	μΑ
l _{off}	$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} \leq 4.5 \text{ V}$			±100	4			±100	μΑ
ICEX	V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50		50		50	μΑ
۱ ⁰ §	V _{CC} = 5.5 V,	V _O = 2.5 V	-25	-55	-100	-25	-100	-25	-100	mA
	V _{CC} = 5.5 V,	Outputs high			0.5		0.5		0.5	
ICC	$I_{O} = 0,$	Outputs low			80		80		80	mA
	$V_{I} = V_{CC}$ or GND	Outputs disabled			0.5		0.5		0.5	
∆ICC [¶]	V_{CC} = 5.5 V, One inp Other inputs at V_{CC}				1.5		1.5		1.5	mA
Ci	VI = 2.5 V or 0.5 V			3.5						pF
Co	V _O = 2.5 V or 0.5 V			9						pF

* On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at $V_{CC} = 5$ V.

 \ddagger The parameters I_{OZH} and I_{OZL} include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL-voltage level rather than V_{CC} or GND.



SCBS666A - JULY 1996 - REVISED MAY 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)


			V _{CC} =	= 5 V, 25°C	SN54ABT16	62823A	SN74ABT1	62823A	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX		
fclock	Clock frequency		0	150	0	150	0	150	MHz	
	tw Pulse duration	CLR low	3.3		3.3	-M	3.3		ns	
tw	Pulse duration	CLK high or low	3.3		3.3	12	3.3			
		CLR inactive	1.6		2 2	5	1.6			
t _{su}	Setup time before CLK [↑]	Data	2		2		2		ns	
		CLKEN low	2.8		2,8		2.8			
		Data	1.2		21.2		1.2			
^t h	Hold time after CLK↑	CLKEN low	0.6		• 0.6		0.6		ns	

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER FROM (INPUT)	-	TO (OUTPUT)	V ₍ T	V _{CC} = 5 V, T _A = 25°C		SN54ABT162823A		SN74ABT162823A		UNIT	
	(001F01)	MIN	TYP	MAX	MIN	MAX	MIN	MAX			
f _{max}			150			150		150		MHz	
^t PLH	CLK	Q	2.3	4.6	6.2	2.3	8.4	2.3	7.5	ns	
^t PHL	OLK	Ŷ	2.8	4.6	6.1	2.8	7.1	2.8	6.7	115	
^t PHL	CLR	Q	2.8	5	6.3	2.8	7.2	2.8	7	ns	
^t PZH	OE	Q	1.7	3.8	5	1.7	5.8	1.7	5.9	-	
^t PZL	OE	Ŷ	3	5	6.1	20	7.2	3	7	ns	
^t PHZ	OE	Q	2.6	4.8	6.1	2.6	7.3	2.6	6.6	ns	
^t PLZ	UE	ý	1.9	4.6	6.7	1.9	10.2	1.9	9	115	



SCBS666A - JULY 1996 - REVISED MAY 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.
- C. All input pulses are supplied by generators having the following characteristics. PRR \leq 10 MHz, 20 = 50 Ω, t_f \leq 2.5 hs, t_f \leq 2.5 hs,

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated