SCBS665B - JUNE 1996 - REVISED MAY 1997

● Members of the Texas Instruments <i>Widebus</i> <sup>™</sup> Family	SN54ABT162841 WD PACKAGE SN74ABT162841 DGG OR DL PACKAGE (TOP VIEW)
<ul> <li>Output Ports Have Equivalent 25-Ω Series Resistors, So No External Resistors Are Required</li> </ul>	
● State-of-the-Art <i>EPIC</i> -II <i>B</i> <sup>™</sup> BiCMOS Designificantly Reduces Power Dissipation	GND 🛛 4 53 🗍 GND
<ul> <li>Latch-Up Performance Exceeds 500 mA F JEDEC Standard JESD-17</li> </ul>	1Q4 🛛 6 🛛 51 🖉 1D4
<ul> <li>Typical V<sub>OLP</sub> (Output Ground Bounce)</li> <li>&lt; 0.8 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C</li> </ul>	V <sub>CC</sub> [] 7 50 [] V <sub>CC</sub> 1Q5 [] 8 49 [] 1D5 1Q6 [] 9 48 [] 1D6
<ul> <li>High-Impedance State During Power Up and Power Down</li> </ul>	1Q7 [ 10 47 ] 1D7 GND [ 11 46 ] GND
<ul> <li>Distributed V<sub>CC</sub> and GND Pin Configurati Minimizes High-Speed Switching Noise</li> </ul>	
<ul> <li>Flow-Through Architecture Optimizes PC Layout</li> </ul>	2Q1 🛛 15 42 🗋 2D1
<ul> <li>Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink</li> </ul>	2Q2 16 41 2D2 2Q3 17 40 2D3
Small-Outline (DGG) Packages and 380-m Fine-Pitch Ceramic Flat (WD) Package	il GND [ 18 39 ] GND 2Q4 [ 19 38 ] 2D4 2Q5 [ 20 37 ] 2D5
Using 25-mil Center-to-Center Spacings description	$2Q6 \begin{bmatrix} 20 & 37 & 203 \\ 2Q6 \end{bmatrix} 21 & 36 \begin{bmatrix} 2D6 \\ V_{CC} \end{bmatrix} 22 & 35 \end{bmatrix} V_{CC}$
description	2Q7 [] 23 34 [] 2D7
These 20-bit transparent D-type latches feat noninverting 3-state outputs designed specification of the state output state output state output states and specification of the state output states and specification of the st	ally GND [25 32] GND
for driving highly capacitive or relativ low-impedance loads. They are particula suitable for implementing buffer registers, ports bidirectional bus drivers and work	arly 2Q10 [ 27 30 ] 2D10 I/O 2OE [ 28 29 ] 2LE

The 'ABT162841 can be used as two 10-bit latches or one 20-bit latch. While the latch-enable (1LE or 2LE) input is high, the Q outputs of the corresponding 10-bit latch follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable  $(1\overline{OE} \text{ or } 2\overline{OE})$  input can be used to place the outputs of the corresponding 10-bit latch in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.

The outputs, which are designed to sink up to 12 mA, include equivalent 25- $\Omega$  series resistors to reduce overshoot and undershoot.

OE does not affect the internal operation of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.



registers.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

ports, bidirectional bus drivers, and working

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

### description (continued)

When V<sub>CC</sub> is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT162841 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ABT162841 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

(each 10-bit latch)								
	INPUTS	OUTPUT						
OE	LE	D	Q					
L	Н	Н	Н					
L	н	L	L					
L	L	Х	Q <sub>0</sub>					
Н	Х	Х	Z					

#### FUNCTION TABLE (each 10-bit latch)




SCBS665B - JUNE 1996 - REVISED MAY 1997

logic symbol<sup>†</sup>

			_	
1 <mark>0E</mark>	1	EN2	]	
1LE	56	C1		
20E	28	EN4		
	29			
2LE			J	
1D1	55	1D 2 ▽	2	1Q1
	54		3	
1D2	52	·	5	1Q2
1D3	51		6	1Q3
1D4	49	-	8	1Q4
1D5	48		9	1Q5
1D6	47	-	10	1Q6
1D7		-		1Q7
1D8	45	-	12	1Q8
1D9	44		13	1Q9
1D10	43		14	1Q10
2D1	42	3D 4 ⊽	15	2Q1
	41	3D 4 V	16	
2D2	40	·	17	2Q2
2D3	38		19	2Q3
2D4	37	-	20	2Q4
2D5	36		21	2Q5
2D6	34	-	21	2Q6
2D7		-		2Q7
2D8	33	-	24	2Q8
2D9	31		26	2Q9
2D10	30		27	2Q10
			J	

<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



**To Nine Other Channels** 

To Nine Other Channels



15 \_\_\_\_\_ 2Q1

SCBS665B - JUNE 1996 - REVISED MAY 1997

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, VO	
Current into any output in the low state, I <sub>O</sub>	
Input clamp current, $I_{IK}$ (V <sub>I</sub> < 0)	
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DGG package DL package	
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

#### recommended operating conditions (see Note 3)

		s			SN74ABT162841		UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2	M	2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage			Vcc	0	VCC	V
ЮН	High-level output current	ligh-level output current				-12	mA
I <sub>OL</sub>	Low-level output current	-level output current		12		12	mA
$\Delta t / \Delta v$	Input transition rise or fall rate Outputs enabled		201	10		10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



SCBS665B - JUNE 1996 - REVISED MAY 1997

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		Т	A = 25°C	;	SN54ABT	162841	SN74ABT162841		UNIT
				MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT
VIK		$V_{CC} = 4.5 \text{ V},  I_{I} = -18 \text{ mA}$				-1.2		-1.2		-1.2	V
		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -1 mA	2.5			2.5		2.5		
		V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = -1 mA	3			3		3		V
∨он		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -3 mA	2.4			2.4		2.4		V
		VCC = 4.5 V	I <sub>OH</sub> = -12 mA	2*					2		
Vai			IOL = 8 mA		0.4	0.8		0.8		0.65	V
VOL		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 12 mA			0.55*				0.8	v
V <sub>hys</sub>					100						mV
lj		$V_{CC} = 0$ to 5.5 $V_{I} = V_{CC}$ or G				±1		±1		±1	μΑ
IOZPL	‡ر	$V_{CC} = 0$ to 2.1 V, $V_O = 0.5$ V to 2.7 V, $\overline{OE} = X$				±50	±50			±50	μΑ
IOZPE	) <sup>‡</sup>	$V_{CC} = 2.1 V \text{ to } 0,$ $V_{O} = 0.5 V \text{ to } 2.7 V, \overline{OE} = X$				±50	07 D	±50		±50	μΑ
IOZH		$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$ $V_{O} = 2.7 \text{ V}, \overline{\text{OE}} \ge 2 \text{ V}$				10	Pobu	10		10	μΑ
IOZL		$V_{CC} = 2.1 \text{ V} \text{ to } 5.5 \text{ V},$ $V_{O} = 0.5 \text{ V}, \overline{\text{OE}} \ge 2 \text{ V}$				-10	Q	-10		-10	μΑ
loff		V <sub>CC</sub> = 0,	$V_{I} \text{ or } V_{O} \leq 4.5 \text{ V}$			±100				±100	μΑ
ICEX	Outputs high	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 5.5 V			50		50		50	μΑ
١٥§		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-25	-75	-100	-25	-100	-25	-100	mA
	Outputs high					0.5		0.5		0.5	
ICC	Outputs low	$V_{CC} = 5.5 V, I_{C}$				89		89		89	mA
	Outputs disabled	$V_{I} = V_{CC}$ or GND				0.5		0.5		0.5	
∆ICC	$V_{CC} = 5.5 \text{ V}$ , One input at 3.4 V, Other inputs at $V_{CC}$ or GND				1.5		1.5		1.5	mA	
Ci		V <sub>I</sub> = 2.5 V or 0.	5 V		3.5						pF
Co		V <sub>O</sub> = 2.5 V or (	).5 V		9						pF

\* On products compliant to MIL-PRF-38535, this parameter does not apply.

<sup>†</sup> All typical values are at  $V_{CC} = 5 V$ .

<sup>‡</sup> This parameter is characterized, but not production tested.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

 $\P$  This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C	SN54ABT162841	SN74ABT162841	UNIT
		MIN MAX	MIN MAX	MIN MAX	
tw	Pulse duration, LE high or low	4	4 5 5	4	ns
t <sub>su</sub>	Setup time, data before LE $\downarrow$	0.8	0.8	0.8	ns
th	Hold time, data after LE $\downarrow$	1.8	1,8	1.8	ns




SCBS665B - JUNE 1996 - REVISED MAY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM TO (INPUT) (OUTPUT)	V( T	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT162841		SN74ABT162841		UNIT		
		(001-01)	MIN	TYP	MAX	MIN	MAX	MIN	MAX		
<sup>t</sup> PLH	D	Q	2.1	3.5	4.5	2.1	5.7	2.1	5.2	ns	
<sup>t</sup> PHL	U	ý	3	4.3	5.3	3	6.2	3	6	115	
<sup>t</sup> PLH	LE	Q	2.1	3.5	4.5	2.1	5.6	2.1	5.4	ns	
<sup>t</sup> PHL	LE		2.8	4.1	5.1	2.8	6.1	2.8	5.8	115	
<sup>t</sup> PZH	OE	Q	2	3.6	4.7	(a)	5.8	2	5.7	20	
<sup>t</sup> PZL	OE	UE Q	9	3	4.6	5.7	<b>3</b> 3	6.7	3	6.5	ns
<sup>t</sup> PHZ	OE	Q	2.6	4.3	5.7	2.6	6.6	2.6	6.5	20	
<sup>t</sup> PLZ	UE	y y	2.2	3.6	5.8	2.2	8.4	2.2	7.1	ns	



SCBS665B - JUNE 1996 - REVISED MAY 1997



### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
   C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω, t<sub>r</sub> ≤ 2.5 ns, t<sub>f</sub> ≤ 2.5 ns.
- C. All input puises are supplied by generators naving the following characteristics: PRR  $\leq$  10 MHz, ZO = 50.02, t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns

D. The outputs are measured one at a time with one transition per measurement.

#### Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated